projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drm/radeon/kms: Add support for interrupts on r6xx/r7xx chips (v3)
[deliverable/linux.git] / drivers / gpu / drm / radeon / radeon_drv.h
1 /* radeon_drv.h -- Private header for radeon driver -*- linux-c -*-
2 *
3 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
4 * Copyright 2000 VA Linux Systems, Inc., Fremont, California.
5 * All rights reserved.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the "Software"),
9 * to deal in the Software without restriction, including without limitation
10 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
11 * and/or sell copies of the Software, and to permit persons to whom the
12 * Software is furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the next
15 * paragraph) shall be included in all copies or substantial portions of the
16 * Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
22 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
23 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
24 * DEALINGS IN THE SOFTWARE.
25 *
26 * Authors:
27 * Kevin E. Martin <martin@valinux.com>
28 * Gareth Hughes <gareth@valinux.com>
29 */
30
31 #ifndef __RADEON_DRV_H__
32 #define __RADEON_DRV_H__
33
34 #include <linux/firmware.h>
35 #include <linux/platform_device.h>
36
37 #include "radeon_family.h"
38
39 /* General customization:
40 */
41
42 #define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others."
43
44 #define DRIVER_NAME "radeon"
45 #define DRIVER_DESC "ATI Radeon"
46 #define DRIVER_DATE "20080528"
47
48 /* Interface history:
49 *
50 * 1.1 - ??
51 * 1.2 - Add vertex2 ioctl (keith)
52 * - Add stencil capability to clear ioctl (gareth, keith)
53 * - Increase MAX_TEXTURE_LEVELS (brian)
54 * 1.3 - Add cmdbuf ioctl (keith)
55 * - Add support for new radeon packets (keith)
56 * - Add getparam ioctl (keith)
57 * - Add flip-buffers ioctl, deprecate fullscreen foo (keith).
58 * 1.4 - Add scratch registers to get_param ioctl.
59 * 1.5 - Add r200 packets to cmdbuf ioctl
60 * - Add r200 function to init ioctl
61 * - Add 'scalar2' instruction to cmdbuf
62 * 1.6 - Add static GART memory manager
63 * Add irq handler (won't be turned on unless X server knows to)
64 * Add irq ioctls and irq_active getparam.
65 * Add wait command for cmdbuf ioctl
66 * Add GART offset query for getparam
67 * 1.7 - Add support for cube map registers: R200_PP_CUBIC_FACES_[0..5]
68 * and R200_PP_CUBIC_OFFSET_F1_[0..5].
69 * Added packets R200_EMIT_PP_CUBIC_FACES_[0..5] and
70 * R200_EMIT_PP_CUBIC_OFFSETS_[0..5]. (brian)
71 * 1.8 - Remove need to call cleanup ioctls on last client exit (keith)
72 * Add 'GET' queries for starting additional clients on different VT's.
73 * 1.9 - Add DRM_IOCTL_RADEON_CP_RESUME ioctl.
74 * Add texture rectangle support for r100.
75 * 1.10- Add SETPARAM ioctl; first parameter to set is FB_LOCATION, which
76 * clients use to tell the DRM where they think the framebuffer is
77 * located in the card's address space
78 * 1.11- Add packet R200_EMIT_RB3D_BLENDCOLOR to support GL_EXT_blend_color
79 * and GL_EXT_blend_[func|equation]_separate on r200
80 * 1.12- Add R300 CP microcode support - this just loads the CP on r300
81 * (No 3D support yet - just microcode loading).
82 * 1.13- Add packet R200_EMIT_TCL_POINT_SPRITE_CNTL for ARB_point_parameters
83 * - Add hyperz support, add hyperz flags to clear ioctl.
84 * 1.14- Add support for color tiling
85 * - Add R100/R200 surface allocation/free support
86 * 1.15- Add support for texture micro tiling
87 * - Add support for r100 cube maps
88 * 1.16- Add R200_EMIT_PP_TRI_PERF_CNTL packet to support brilinear
89 * texture filtering on r200
90 * 1.17- Add initial support for R300 (3D).
91 * 1.18- Add support for GL_ATI_fragment_shader, new packets
92 * R200_EMIT_PP_AFS_0/1, R200_EMIT_PP_TXCTLALL_0-5 (replaces
93 * R200_EMIT_PP_TXFILTER_0-5, 2 more regs) and R200_EMIT_ATF_TFACTOR
94 * (replaces R200_EMIT_TFACTOR_0 (8 consts instead of 6)
95 * 1.19- Add support for gart table in FB memory and PCIE r300
96 * 1.20- Add support for r300 texrect
97 * 1.21- Add support for card type getparam
98 * 1.22- Add support for texture cache flushes (R300_TX_CNTL)
99 * 1.23- Add new radeon memory map work from benh
100 * 1.24- Add general-purpose packet for manipulating scratch registers (r300)
101 * 1.25- Add support for r200 vertex programs (R200_EMIT_VAP_PVS_CNTL,
102 * new packet type)
103 * 1.26- Add support for variable size PCI(E) gart aperture
104 * 1.27- Add support for IGP GART
105 * 1.28- Add support for VBL on CRTC2
106 * 1.29- R500 3D cmd buffer support
107 * 1.30- Add support for occlusion queries
108 * 1.31- Add support for num Z pipes from GET_PARAM
109 */
110 #define DRIVER_MAJOR 1
111 #define DRIVER_MINOR 31
112 #define DRIVER_PATCHLEVEL 0
113
114 enum radeon_cp_microcode_version {
115 UCODE_R100,
116 UCODE_R200,
117 UCODE_R300,
118 };
119
120 typedef struct drm_radeon_freelist {
121 unsigned int age;
122 struct drm_buf *buf;
123 struct drm_radeon_freelist *next;
124 struct drm_radeon_freelist *prev;
125 } drm_radeon_freelist_t;
126
127 typedef struct drm_radeon_ring_buffer {
128 u32 *start;
129 u32 *end;
130 int size;
131 int size_l2qw;
132
133 int rptr_update; /* Double Words */
134 int rptr_update_l2qw; /* log2 Quad Words */
135
136 int fetch_size; /* Double Words */
137 int fetch_size_l2ow; /* log2 Oct Words */
138
139 u32 tail;
140 u32 tail_mask;
141 int space;
142
143 int high_mark;
144 } drm_radeon_ring_buffer_t;
145
146 typedef struct drm_radeon_depth_clear_t {
147 u32 rb3d_cntl;
148 u32 rb3d_zstencilcntl;
149 u32 se_cntl;
150 } drm_radeon_depth_clear_t;
151
152 struct drm_radeon_driver_file_fields {
153 int64_t radeon_fb_delta;
154 };
155
156 struct mem_block {
157 struct mem_block *next;
158 struct mem_block *prev;
159 int start;
160 int size;
161 struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
162 };
163
164 struct radeon_surface {
165 int refcount;
166 u32 lower;
167 u32 upper;
168 u32 flags;
169 };
170
171 struct radeon_virt_surface {
172 int surface_index;
173 u32 lower;
174 u32 upper;
175 u32 flags;
176 struct drm_file *file_priv;
177 #define PCIGART_FILE_PRIV ((void *) -1L)
178 };
179
180 #define RADEON_FLUSH_EMITED (1 << 0)
181 #define RADEON_PURGE_EMITED (1 << 1)
182
183 struct drm_radeon_master_private {
184 drm_local_map_t *sarea;
185 drm_radeon_sarea_t *sarea_priv;
186 };
187
188 typedef struct drm_radeon_private {
189 drm_radeon_ring_buffer_t ring;
190
191 u32 fb_location;
192 u32 fb_size;
193 int new_memmap;
194
195 int gart_size;
196 u32 gart_vm_start;
197 unsigned long gart_buffers_offset;
198
199 int cp_mode;
200 int cp_running;
201
202 drm_radeon_freelist_t *head;
203 drm_radeon_freelist_t *tail;
204 int last_buf;
205 int writeback_works;
206
207 int usec_timeout;
208
209 int microcode_version;
210
211 struct {
212 u32 boxes;
213 int freelist_timeouts;
214 int freelist_loops;
215 int requested_bufs;
216 int last_frame_reads;
217 int last_clear_reads;
218 int clears;
219 int texture_uploads;
220 } stats;
221
222 int do_boxes;
223 int page_flipping;
224
225 u32 color_fmt;
226 unsigned int front_offset;
227 unsigned int front_pitch;
228 unsigned int back_offset;
229 unsigned int back_pitch;
230
231 u32 depth_fmt;
232 unsigned int depth_offset;
233 unsigned int depth_pitch;
234
235 u32 front_pitch_offset;
236 u32 back_pitch_offset;
237 u32 depth_pitch_offset;
238
239 drm_radeon_depth_clear_t depth_clear;
240
241 unsigned long ring_offset;
242 unsigned long ring_rptr_offset;
243 unsigned long buffers_offset;
244 unsigned long gart_textures_offset;
245
246 drm_local_map_t *sarea;
247 drm_local_map_t *cp_ring;
248 drm_local_map_t *ring_rptr;
249 drm_local_map_t *gart_textures;
250
251 struct mem_block *gart_heap;
252 struct mem_block *fb_heap;
253
254 /* SW interrupt */
255 wait_queue_head_t swi_queue;
256 atomic_t swi_emitted;
257 int vblank_crtc;
258 uint32_t irq_enable_reg;
259 uint32_t r500_disp_irq_reg;
260
261 struct radeon_surface surfaces[RADEON_MAX_SURFACES];
262 struct radeon_virt_surface virt_surfaces[2 * RADEON_MAX_SURFACES];
263
264 unsigned long pcigart_offset;
265 unsigned int pcigart_offset_set;
266 struct drm_ati_pcigart_info gart_info;
267
268 u32 scratch_ages[5];
269
270 /* starting from here on, data is preserved accross an open */
271 uint32_t flags; /* see radeon_chip_flags */
272 resource_size_t fb_aper_offset;
273
274 int num_gb_pipes;
275 int num_z_pipes;
276 int track_flush;
277 drm_local_map_t *mmio;
278
279 /* r6xx/r7xx pipe/shader config */
280 int r600_max_pipes;
281 int r600_max_tile_pipes;
282 int r600_max_simds;
283 int r600_max_backends;
284 int r600_max_gprs;
285 int r600_max_threads;
286 int r600_max_stack_entries;
287 int r600_max_hw_contexts;
288 int r600_max_gs_threads;
289 int r600_sx_max_export_size;
290 int r600_sx_max_export_pos_size;
291 int r600_sx_max_export_smx_size;
292 int r600_sq_num_cf_insts;
293 int r700_sx_num_of_sets;
294 int r700_sc_prim_fifo_size;
295 int r700_sc_hiz_tile_fifo_size;
296 int r700_sc_earlyz_tile_fifo_fize;
297
298 struct mutex cs_mutex;
299 u32 cs_id_scnt;
300 u32 cs_id_wcnt;
301 /* r6xx/r7xx drm blit vertex buffer */
302 struct drm_buf *blit_vb;
303
304 /* firmware */
305 const struct firmware *me_fw, *pfp_fw;
306 } drm_radeon_private_t;
307
308 typedef struct drm_radeon_buf_priv {
309 u32 age;
310 } drm_radeon_buf_priv_t;
311
312 typedef struct drm_radeon_kcmd_buffer {
313 int bufsz;
314 char *buf;
315 int nbox;
316 struct drm_clip_rect __user *boxes;
317 } drm_radeon_kcmd_buffer_t;
318
319 extern int radeon_no_wb;
320 extern struct drm_ioctl_desc radeon_ioctls[];
321 extern int radeon_max_ioctl;
322
323 extern u32 radeon_get_ring_head(drm_radeon_private_t *dev_priv);
324 extern void radeon_set_ring_head(drm_radeon_private_t *dev_priv, u32 val);
325
326 #define GET_RING_HEAD(dev_priv) radeon_get_ring_head(dev_priv)
327 #define SET_RING_HEAD(dev_priv, val) radeon_set_ring_head(dev_priv, val)
328
329 /* Check whether the given hardware address is inside the framebuffer or the
330 * GART area.
331 */
332 static __inline__ int radeon_check_offset(drm_radeon_private_t *dev_priv,
333 u64 off)
334 {
335 u32 fb_start = dev_priv->fb_location;
336 u32 fb_end = fb_start + dev_priv->fb_size - 1;
337 u32 gart_start = dev_priv->gart_vm_start;
338 u32 gart_end = gart_start + dev_priv->gart_size - 1;
339
340 return ((off >= fb_start && off <= fb_end) ||
341 (off >= gart_start && off <= gart_end));
342 }
343
344 /* radeon_state.c */
345 extern void radeon_cp_discard_buffer(struct drm_device *dev, struct drm_master *master, struct drm_buf *buf);
346
347 /* radeon_cp.c */
348 extern int radeon_cp_init(struct drm_device *dev, void *data, struct drm_file *file_priv);
349 extern int radeon_cp_start(struct drm_device *dev, void *data, struct drm_file *file_priv);
350 extern int radeon_cp_stop(struct drm_device *dev, void *data, struct drm_file *file_priv);
351 extern int radeon_cp_reset(struct drm_device *dev, void *data, struct drm_file *file_priv);
352 extern int radeon_cp_idle(struct drm_device *dev, void *data, struct drm_file *file_priv);
353 extern int radeon_cp_resume(struct drm_device *dev, void *data, struct drm_file *file_priv);
354 extern int radeon_engine_reset(struct drm_device *dev, void *data, struct drm_file *file_priv);
355 extern int radeon_fullscreen(struct drm_device *dev, void *data, struct drm_file *file_priv);
356 extern int radeon_cp_buffers(struct drm_device *dev, void *data, struct drm_file *file_priv);
357 extern u32 radeon_read_fb_location(drm_radeon_private_t *dev_priv);
358 extern void radeon_write_agp_location(drm_radeon_private_t *dev_priv, u32 agp_loc);
359 extern void radeon_write_agp_base(drm_radeon_private_t *dev_priv, u64 agp_base);
360 extern u32 RADEON_READ_MM(drm_radeon_private_t *dev_priv, int addr);
361
362 extern void radeon_freelist_reset(struct drm_device * dev);
363 extern struct drm_buf *radeon_freelist_get(struct drm_device * dev);
364
365 extern int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n);
366
367 extern int radeon_do_cp_idle(drm_radeon_private_t * dev_priv);
368
369 extern int radeon_driver_preinit(struct drm_device *dev, unsigned long flags);
370 extern int radeon_presetup(struct drm_device *dev);
371 extern int radeon_driver_postcleanup(struct drm_device *dev);
372
373 extern int radeon_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv);
374 extern int radeon_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv);
375 extern int radeon_mem_init_heap(struct drm_device *dev, void *data, struct drm_file *file_priv);
376 extern void radeon_mem_takedown(struct mem_block **heap);
377 extern void radeon_mem_release(struct drm_file *file_priv,
378 struct mem_block *heap);
379
380 extern void radeon_enable_bm(struct drm_radeon_private *dev_priv);
381 extern u32 radeon_read_ring_rptr(drm_radeon_private_t *dev_priv, u32 off);
382 extern void radeon_write_ring_rptr(drm_radeon_private_t *dev_priv, u32 off, u32 val);
383
384 /* radeon_irq.c */
385 extern void radeon_irq_set_state(struct drm_device *dev, u32 mask, int state);
386 extern int radeon_irq_emit(struct drm_device *dev, void *data, struct drm_file *file_priv);
387 extern int radeon_irq_wait(struct drm_device *dev, void *data, struct drm_file *file_priv);
388
389 extern void radeon_do_release(struct drm_device * dev);
390 extern u32 radeon_get_vblank_counter(struct drm_device *dev, int crtc);
391 extern int radeon_enable_vblank(struct drm_device *dev, int crtc);
392 extern void radeon_disable_vblank(struct drm_device *dev, int crtc);
393 extern irqreturn_t radeon_driver_irq_handler(DRM_IRQ_ARGS);
394 extern void radeon_driver_irq_preinstall(struct drm_device * dev);
395 extern int radeon_driver_irq_postinstall(struct drm_device *dev);
396 extern void radeon_driver_irq_uninstall(struct drm_device * dev);
397 extern void radeon_enable_interrupt(struct drm_device *dev);
398 extern int radeon_vblank_crtc_get(struct drm_device *dev);
399 extern int radeon_vblank_crtc_set(struct drm_device *dev, int64_t value);
400
401 extern int radeon_driver_load(struct drm_device *dev, unsigned long flags);
402 extern int radeon_driver_unload(struct drm_device *dev);
403 extern int radeon_driver_firstopen(struct drm_device *dev);
404 extern void radeon_driver_preclose(struct drm_device *dev,
405 struct drm_file *file_priv);
406 extern void radeon_driver_postclose(struct drm_device *dev,
407 struct drm_file *file_priv);
408 extern void radeon_driver_lastclose(struct drm_device * dev);
409 extern int radeon_driver_open(struct drm_device *dev,
410 struct drm_file *file_priv);
411 extern long radeon_compat_ioctl(struct file *filp, unsigned int cmd,
412 unsigned long arg);
413 extern long radeon_kms_compat_ioctl(struct file *filp, unsigned int cmd,
414 unsigned long arg);
415
416 extern int radeon_master_create(struct drm_device *dev, struct drm_master *master);
417 extern void radeon_master_destroy(struct drm_device *dev, struct drm_master *master);
418 extern void radeon_cp_dispatch_flip(struct drm_device *dev, struct drm_master *master);
419 /* r300_cmdbuf.c */
420 extern void r300_init_reg_flags(struct drm_device *dev);
421
422 extern int r300_do_cp_cmdbuf(struct drm_device *dev,
423 struct drm_file *file_priv,
424 drm_radeon_kcmd_buffer_t *cmdbuf);
425
426 /* r600_cp.c */
427 extern int r600_do_engine_reset(struct drm_device *dev);
428 extern int r600_do_cleanup_cp(struct drm_device *dev);
429 extern int r600_do_init_cp(struct drm_device *dev, drm_radeon_init_t *init,
430 struct drm_file *file_priv);
431 extern int r600_do_resume_cp(struct drm_device *dev, struct drm_file *file_priv);
432 extern int r600_do_cp_idle(drm_radeon_private_t *dev_priv);
433 extern void r600_do_cp_start(drm_radeon_private_t *dev_priv);
434 extern void r600_do_cp_reset(drm_radeon_private_t *dev_priv);
435 extern void r600_do_cp_stop(drm_radeon_private_t *dev_priv);
436 extern int r600_cp_dispatch_indirect(struct drm_device *dev,
437 struct drm_buf *buf, int start, int end);
438 extern int r600_page_table_init(struct drm_device *dev);
439 extern void r600_page_table_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info);
440 extern int r600_cs_legacy_ioctl(struct drm_device *dev, void *data, struct drm_file *fpriv);
441 extern void r600_cp_dispatch_swap(struct drm_device *dev, struct drm_file *file_priv);
442 extern int r600_cp_dispatch_texture(struct drm_device *dev,
443 struct drm_file *file_priv,
444 drm_radeon_texture_t *tex,
445 drm_radeon_tex_image_t *image);
446 /* r600_blit.c */
447 extern int r600_prepare_blit_copy(struct drm_device *dev, struct drm_file *file_priv);
448 extern void r600_done_blit_copy(struct drm_device *dev);
449 extern void r600_blit_copy(struct drm_device *dev,
450 uint64_t src_gpu_addr, uint64_t dst_gpu_addr,
451 int size_bytes);
452 extern void r600_blit_swap(struct drm_device *dev,
453 uint64_t src_gpu_addr, uint64_t dst_gpu_addr,
454 int sx, int sy, int dx, int dy,
455 int w, int h, int src_pitch, int dst_pitch, int cpp);
456
457 /* Flags for stats.boxes
458 */
459 #define RADEON_BOX_DMA_IDLE 0x1
460 #define RADEON_BOX_RING_FULL 0x2
461 #define RADEON_BOX_FLIP 0x4
462 #define RADEON_BOX_WAIT_IDLE 0x8
463 #define RADEON_BOX_TEXTURE_LOAD 0x10
464
465 /* Register definitions, register access macros and drmAddMap constants
466 * for Radeon kernel driver.
467 */
468 #define RADEON_MM_INDEX 0x0000
469 #define RADEON_MM_DATA 0x0004
470
471 #define RADEON_AGP_COMMAND 0x0f60
472 #define RADEON_AGP_COMMAND_PCI_CONFIG 0x0060 /* offset in PCI config */
473 # define RADEON_AGP_ENABLE (1<<8)
474 #define RADEON_AUX_SCISSOR_CNTL 0x26f0
475 # define RADEON_EXCLUSIVE_SCISSOR_0 (1 << 24)
476 # define RADEON_EXCLUSIVE_SCISSOR_1 (1 << 25)
477 # define RADEON_EXCLUSIVE_SCISSOR_2 (1 << 26)
478 # define RADEON_SCISSOR_0_ENABLE (1 << 28)
479 # define RADEON_SCISSOR_1_ENABLE (1 << 29)
480 # define RADEON_SCISSOR_2_ENABLE (1 << 30)
481
482 /*
483 * PCIE radeons (rv370/rv380, rv410, r423/r430/r480, r5xx)
484 * don't have an explicit bus mastering disable bit. It's handled
485 * by the PCI D-states. PMI_BM_DIS disables D-state bus master
486 * handling, not bus mastering itself.
487 */
488 #define RADEON_BUS_CNTL 0x0030
489 /* r1xx, r2xx, r300, r(v)350, r420/r481, rs400/rs480 */
490 # define RADEON_BUS_MASTER_DIS (1 << 6)
491 /* rs600/rs690/rs740 */
492 # define RS600_BUS_MASTER_DIS (1 << 14)
493 # define RS600_MSI_REARM (1 << 20)
494 /* see RS400_MSI_REARM in AIC_CNTL for rs480 */
495
496 #define RADEON_BUS_CNTL1 0x0034
497 # define RADEON_PMI_BM_DIS (1 << 2)
498 # define RADEON_PMI_INT_DIS (1 << 3)
499
500 #define RV370_BUS_CNTL 0x004c
501 # define RV370_PMI_BM_DIS (1 << 5)
502 # define RV370_PMI_INT_DIS (1 << 6)
503
504 #define RADEON_MSI_REARM_EN 0x0160
505 /* rv370/rv380, rv410, r423/r430/r480, r5xx */
506 # define RV370_MSI_REARM_EN (1 << 0)
507
508 #define RADEON_CLOCK_CNTL_DATA 0x000c
509 # define RADEON_PLL_WR_EN (1 << 7)
510 #define RADEON_CLOCK_CNTL_INDEX 0x0008
511 #define RADEON_CONFIG_APER_SIZE 0x0108
512 #define RADEON_CONFIG_MEMSIZE 0x00f8
513 #define RADEON_CRTC_OFFSET 0x0224
514 #define RADEON_CRTC_OFFSET_CNTL 0x0228
515 # define RADEON_CRTC_TILE_EN (1 << 15)
516 # define RADEON_CRTC_OFFSET_FLIP_CNTL (1 << 16)
517 #define RADEON_CRTC2_OFFSET 0x0324
518 #define RADEON_CRTC2_OFFSET_CNTL 0x0328
519
520 #define RADEON_PCIE_INDEX 0x0030
521 #define RADEON_PCIE_DATA 0x0034
522 #define RADEON_PCIE_TX_GART_CNTL 0x10
523 # define RADEON_PCIE_TX_GART_EN (1 << 0)
524 # define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0 << 1)
525 # define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO (1 << 1)
526 # define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD (3 << 1)
527 # define RADEON_PCIE_TX_GART_MODE_32_128_CACHE (0 << 3)
528 # define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE (1 << 3)
529 # define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN (1 << 5)
530 # define RADEON_PCIE_TX_GART_INVALIDATE_TLB (1 << 8)
531 #define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11
532 #define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12
533 #define RADEON_PCIE_TX_GART_BASE 0x13
534 #define RADEON_PCIE_TX_GART_START_LO 0x14
535 #define RADEON_PCIE_TX_GART_START_HI 0x15
536 #define RADEON_PCIE_TX_GART_END_LO 0x16
537 #define RADEON_PCIE_TX_GART_END_HI 0x17
538
539 #define RS480_NB_MC_INDEX 0x168
540 # define RS480_NB_MC_IND_WR_EN (1 << 8)
541 #define RS480_NB_MC_DATA 0x16c
542
543 #define RS690_MC_INDEX 0x78
544 # define RS690_MC_INDEX_MASK 0x1ff
545 # define RS690_MC_INDEX_WR_EN (1 << 9)
546 # define RS690_MC_INDEX_WR_ACK 0x7f
547 #define RS690_MC_DATA 0x7c
548
549 /* MC indirect registers */
550 #define RS480_MC_MISC_CNTL 0x18
551 # define RS480_DISABLE_GTW (1 << 1)
552 /* switch between MCIND GART and MM GART registers. 0 = mmgart, 1 = mcind gart */
553 # define RS480_GART_INDEX_REG_EN (1 << 12)
554 # define RS690_BLOCK_GFX_D3_EN (1 << 14)
555 #define RS480_K8_FB_LOCATION 0x1e
556 #define RS480_GART_FEATURE_ID 0x2b
557 # define RS480_HANG_EN (1 << 11)
558 # define RS480_TLB_ENABLE (1 << 18)
559 # define RS480_P2P_ENABLE (1 << 19)
560 # define RS480_GTW_LAC_EN (1 << 25)
561 # define RS480_2LEVEL_GART (0 << 30)
562 # define RS480_1LEVEL_GART (1 << 30)
563 # define RS480_PDC_EN (1 << 31)
564 #define RS480_GART_BASE 0x2c
565 #define RS480_GART_CACHE_CNTRL 0x2e
566 # define RS480_GART_CACHE_INVALIDATE (1 << 0) /* wait for it to clear */
567 #define RS480_AGP_ADDRESS_SPACE_SIZE 0x38
568 # define RS480_GART_EN (1 << 0)
569 # define RS480_VA_SIZE_32MB (0 << 1)
570 # define RS480_VA_SIZE_64MB (1 << 1)
571 # define RS480_VA_SIZE_128MB (2 << 1)
572 # define RS480_VA_SIZE_256MB (3 << 1)
573 # define RS480_VA_SIZE_512MB (4 << 1)
574 # define RS480_VA_SIZE_1GB (5 << 1)
575 # define RS480_VA_SIZE_2GB (6 << 1)
576 #define RS480_AGP_MODE_CNTL 0x39
577 # define RS480_POST_GART_Q_SIZE (1 << 18)
578 # define RS480_NONGART_SNOOP (1 << 19)
579 # define RS480_AGP_RD_BUF_SIZE (1 << 20)
580 # define RS480_REQ_TYPE_SNOOP_SHIFT 22
581 # define RS480_REQ_TYPE_SNOOP_MASK 0x3
582 # define RS480_REQ_TYPE_SNOOP_DIS (1 << 24)
583 #define RS480_MC_MISC_UMA_CNTL 0x5f
584 #define RS480_MC_MCLK_CNTL 0x7a
585 #define RS480_MC_UMA_DUALCH_CNTL 0x86
586
587 #define RS690_MC_FB_LOCATION 0x100
588 #define RS690_MC_AGP_LOCATION 0x101
589 #define RS690_MC_AGP_BASE 0x102
590 #define RS690_MC_AGP_BASE_2 0x103
591
592 #define RS600_MC_INDEX 0x70
593 # define RS600_MC_ADDR_MASK 0xffff
594 # define RS600_MC_IND_SEQ_RBS_0 (1 << 16)
595 # define RS600_MC_IND_SEQ_RBS_1 (1 << 17)
596 # define RS600_MC_IND_SEQ_RBS_2 (1 << 18)
597 # define RS600_MC_IND_SEQ_RBS_3 (1 << 19)
598 # define RS600_MC_IND_AIC_RBS (1 << 20)
599 # define RS600_MC_IND_CITF_ARB0 (1 << 21)
600 # define RS600_MC_IND_CITF_ARB1 (1 << 22)
601 # define RS600_MC_IND_WR_EN (1 << 23)
602 #define RS600_MC_DATA 0x74
603
604 #define RS600_MC_STATUS 0x0
605 # define RS600_MC_IDLE (1 << 1)
606 #define RS600_MC_FB_LOCATION 0x4
607 #define RS600_MC_AGP_LOCATION 0x5
608 #define RS600_AGP_BASE 0x6
609 #define RS600_AGP_BASE_2 0x7
610 #define RS600_MC_CNTL1 0x9
611 # define RS600_ENABLE_PAGE_TABLES (1 << 26)
612 #define RS600_MC_PT0_CNTL 0x100
613 # define RS600_ENABLE_PT (1 << 0)
614 # define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) << 15)
615 # define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) << 21)
616 # define RS600_INVALIDATE_ALL_L1_TLBS (1 << 28)
617 # define RS600_INVALIDATE_L2_CACHE (1 << 29)
618 #define RS600_MC_PT0_CONTEXT0_CNTL 0x102
619 # define RS600_ENABLE_PAGE_TABLE (1 << 0)
620 # define RS600_PAGE_TABLE_TYPE_FLAT (0 << 1)
621 #define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR 0x112
622 #define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR 0x114
623 #define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c
624 #define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR 0x12c
625 #define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR 0x13c
626 #define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR 0x14c
627 #define RS600_MC_PT0_CLIENT0_CNTL 0x16c
628 # define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE (1 << 0)
629 # define RS600_TRANSLATION_MODE_OVERRIDE (1 << 1)
630 # define RS600_SYSTEM_ACCESS_MODE_MASK (3 << 8)
631 # define RS600_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 8)
632 # define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 8)
633 # define RS600_SYSTEM_ACCESS_MODE_IN_SYS (2 << 8)
634 # define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 8)
635 # define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH (0 << 10)
636 # define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 10)
637 # define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) << 11)
638 # define RS600_ENABLE_FRAGMENT_PROCESSING (1 << 14)
639 # define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)
640 # define RS600_INVALIDATE_L1_TLB (1 << 20)
641
642 #define R520_MC_IND_INDEX 0x70
643 #define R520_MC_IND_WR_EN (1 << 24)
644 #define R520_MC_IND_DATA 0x74
645
646 #define RV515_MC_FB_LOCATION 0x01
647 #define RV515_MC_AGP_LOCATION 0x02
648 #define RV515_MC_AGP_BASE 0x03
649 #define RV515_MC_AGP_BASE_2 0x04
650
651 #define R520_MC_FB_LOCATION 0x04
652 #define R520_MC_AGP_LOCATION 0x05
653 #define R520_MC_AGP_BASE 0x06
654 #define R520_MC_AGP_BASE_2 0x07
655
656 #define RADEON_MPP_TB_CONFIG 0x01c0
657 #define RADEON_MEM_CNTL 0x0140
658 #define RADEON_MEM_SDRAM_MODE_REG 0x0158
659 #define RADEON_AGP_BASE_2 0x015c /* r200+ only */
660 #define RS480_AGP_BASE_2 0x0164
661 #define RADEON_AGP_BASE 0x0170
662
663 /* pipe config regs */
664 #define R400_GB_PIPE_SELECT 0x402c
665 #define RV530_GB_PIPE_SELECT2 0x4124
666 #define R500_DYN_SCLK_PWMEM_PIPE 0x000d /* PLL */
667 #define R300_GB_TILE_CONFIG 0x4018
668 # define R300_ENABLE_TILING (1 << 0)
669 # define R300_PIPE_COUNT_RV350 (0 << 1)
670 # define R300_PIPE_COUNT_R300 (3 << 1)
671 # define R300_PIPE_COUNT_R420_3P (6 << 1)
672 # define R300_PIPE_COUNT_R420 (7 << 1)
673 # define R300_TILE_SIZE_8 (0 << 4)
674 # define R300_TILE_SIZE_16 (1 << 4)
675 # define R300_TILE_SIZE_32 (2 << 4)
676 # define R300_SUBPIXEL_1_12 (0 << 16)
677 # define R300_SUBPIXEL_1_16 (1 << 16)
678 #define R300_DST_PIPE_CONFIG 0x170c
679 # define R300_PIPE_AUTO_CONFIG (1 << 31)
680 #define R300_RB2D_DSTCACHE_MODE 0x3428
681 # define R300_DC_AUTOFLUSH_ENABLE (1 << 8)
682 # define R300_DC_DC_DISABLE_IGNORE_PE (1 << 17)
683
684 #define RADEON_RB3D_COLOROFFSET 0x1c40
685 #define RADEON_RB3D_COLORPITCH 0x1c48
686
687 #define RADEON_SRC_X_Y 0x1590
688
689 #define RADEON_DP_GUI_MASTER_CNTL 0x146c
690 # define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0)
691 # define RADEON_GMC_DST_PITCH_OFFSET_CNTL (1 << 1)
692 # define RADEON_GMC_BRUSH_SOLID_COLOR (13 << 4)
693 # define RADEON_GMC_BRUSH_NONE (15 << 4)
694 # define RADEON_GMC_DST_16BPP (4 << 8)
695 # define RADEON_GMC_DST_24BPP (5 << 8)
696 # define RADEON_GMC_DST_32BPP (6 << 8)
697 # define RADEON_GMC_DST_DATATYPE_SHIFT 8
698 # define RADEON_GMC_SRC_DATATYPE_COLOR (3 << 12)
699 # define RADEON_DP_SRC_SOURCE_MEMORY (2 << 24)
700 # define RADEON_DP_SRC_SOURCE_HOST_DATA (3 << 24)
701 # define RADEON_GMC_CLR_CMP_CNTL_DIS (1 << 28)
702 # define RADEON_GMC_WR_MSK_DIS (1 << 30)
703 # define RADEON_ROP3_S 0x00cc0000
704 # define RADEON_ROP3_P 0x00f00000
705 #define RADEON_DP_WRITE_MASK 0x16cc
706 #define RADEON_SRC_PITCH_OFFSET 0x1428
707 #define RADEON_DST_PITCH_OFFSET 0x142c
708 #define RADEON_DST_PITCH_OFFSET_C 0x1c80
709 # define RADEON_DST_TILE_LINEAR (0 << 30)
710 # define RADEON_DST_TILE_MACRO (1 << 30)
711 # define RADEON_DST_TILE_MICRO (2 << 30)
712 # define RADEON_DST_TILE_BOTH (3 << 30)
713
714 #define RADEON_SCRATCH_REG0 0x15e0
715 #define RADEON_SCRATCH_REG1 0x15e4
716 #define RADEON_SCRATCH_REG2 0x15e8
717 #define RADEON_SCRATCH_REG3 0x15ec
718 #define RADEON_SCRATCH_REG4 0x15f0
719 #define RADEON_SCRATCH_REG5 0x15f4
720 #define RADEON_SCRATCH_UMSK 0x0770
721 #define RADEON_SCRATCH_ADDR 0x0774
722
723 #define RADEON_SCRATCHOFF( x ) (RADEON_SCRATCH_REG_OFFSET + 4*(x))
724
725 extern u32 radeon_get_scratch(drm_radeon_private_t *dev_priv, int index);
726
727 #define GET_SCRATCH(dev_priv, x) radeon_get_scratch(dev_priv, x)
728
729 #define R600_SCRATCH_REG0 0x8500
730 #define R600_SCRATCH_REG1 0x8504
731 #define R600_SCRATCH_REG2 0x8508
732 #define R600_SCRATCH_REG3 0x850c
733 #define R600_SCRATCH_REG4 0x8510
734 #define R600_SCRATCH_REG5 0x8514
735 #define R600_SCRATCH_REG6 0x8518
736 #define R600_SCRATCH_REG7 0x851c
737 #define R600_SCRATCH_UMSK 0x8540
738 #define R600_SCRATCH_ADDR 0x8544
739
740 #define R600_SCRATCHOFF(x) (R600_SCRATCH_REG_OFFSET + 4*(x))
741
742 #define RADEON_GEN_INT_CNTL 0x0040
743 # define RADEON_CRTC_VBLANK_MASK (1 << 0)
744 # define RADEON_CRTC2_VBLANK_MASK (1 << 9)
745 # define RADEON_GUI_IDLE_INT_ENABLE (1 << 19)
746 # define RADEON_SW_INT_ENABLE (1 << 25)
747
748 #define RADEON_GEN_INT_STATUS 0x0044
749 # define RADEON_CRTC_VBLANK_STAT (1 << 0)
750 # define RADEON_CRTC_VBLANK_STAT_ACK (1 << 0)
751 # define RADEON_CRTC2_VBLANK_STAT (1 << 9)
752 # define RADEON_CRTC2_VBLANK_STAT_ACK (1 << 9)
753 # define RADEON_GUI_IDLE_INT_TEST_ACK (1 << 19)
754 # define RADEON_SW_INT_TEST (1 << 25)
755 # define RADEON_SW_INT_TEST_ACK (1 << 25)
756 # define RADEON_SW_INT_FIRE (1 << 26)
757 # define R500_DISPLAY_INT_STATUS (1 << 0)
758
759 #define RADEON_HOST_PATH_CNTL 0x0130
760 # define RADEON_HDP_SOFT_RESET (1 << 26)
761 # define RADEON_HDP_WC_TIMEOUT_MASK (7 << 28)
762 # define RADEON_HDP_WC_TIMEOUT_28BCLK (7 << 28)
763
764 #define RADEON_ISYNC_CNTL 0x1724
765 # define RADEON_ISYNC_ANY2D_IDLE3D (1 << 0)
766 # define RADEON_ISYNC_ANY3D_IDLE2D (1 << 1)
767 # define RADEON_ISYNC_TRIG2D_IDLE3D (1 << 2)
768 # define RADEON_ISYNC_TRIG3D_IDLE2D (1 << 3)
769 # define RADEON_ISYNC_WAIT_IDLEGUI (1 << 4)
770 # define RADEON_ISYNC_CPSCRATCH_IDLEGUI (1 << 5)
771
772 #define RADEON_RBBM_GUICNTL 0x172c
773 # define RADEON_HOST_DATA_SWAP_NONE (0 << 0)
774 # define RADEON_HOST_DATA_SWAP_16BIT (1 << 0)
775 # define RADEON_HOST_DATA_SWAP_32BIT (2 << 0)
776 # define RADEON_HOST_DATA_SWAP_HDW (3 << 0)
777
778 #define RADEON_MC_AGP_LOCATION 0x014c
779 #define RADEON_MC_FB_LOCATION 0x0148
780 #define RADEON_MCLK_CNTL 0x0012
781 # define RADEON_FORCEON_MCLKA (1 << 16)
782 # define RADEON_FORCEON_MCLKB (1 << 17)
783 # define RADEON_FORCEON_YCLKA (1 << 18)
784 # define RADEON_FORCEON_YCLKB (1 << 19)
785 # define RADEON_FORCEON_MC (1 << 20)
786 # define RADEON_FORCEON_AIC (1 << 21)
787
788 #define RADEON_PP_BORDER_COLOR_0 0x1d40
789 #define RADEON_PP_BORDER_COLOR_1 0x1d44
790 #define RADEON_PP_BORDER_COLOR_2 0x1d48
791 #define RADEON_PP_CNTL 0x1c38
792 # define RADEON_SCISSOR_ENABLE (1 << 1)
793 #define RADEON_PP_LUM_MATRIX 0x1d00
794 #define RADEON_PP_MISC 0x1c14
795 #define RADEON_PP_ROT_MATRIX_0 0x1d58
796 #define RADEON_PP_TXFILTER_0 0x1c54
797 #define RADEON_PP_TXOFFSET_0 0x1c5c
798 #define RADEON_PP_TXFILTER_1 0x1c6c
799 #define RADEON_PP_TXFILTER_2 0x1c84
800
801 #define R300_RB2D_DSTCACHE_CTLSTAT 0x342c /* use R300_DSTCACHE_CTLSTAT */
802 #define R300_DSTCACHE_CTLSTAT 0x1714
803 # define R300_RB2D_DC_FLUSH (3 << 0)
804 # define R300_RB2D_DC_FREE (3 << 2)
805 # define R300_RB2D_DC_FLUSH_ALL 0xf
806 # define R300_RB2D_DC_BUSY (1 << 31)
807 #define RADEON_RB3D_CNTL 0x1c3c
808 # define RADEON_ALPHA_BLEND_ENABLE (1 << 0)
809 # define RADEON_PLANE_MASK_ENABLE (1 << 1)
810 # define RADEON_DITHER_ENABLE (1 << 2)
811 # define RADEON_ROUND_ENABLE (1 << 3)
812 # define RADEON_SCALE_DITHER_ENABLE (1 << 4)
813 # define RADEON_DITHER_INIT (1 << 5)
814 # define RADEON_ROP_ENABLE (1 << 6)
815 # define RADEON_STENCIL_ENABLE (1 << 7)
816 # define RADEON_Z_ENABLE (1 << 8)
817 # define RADEON_ZBLOCK16 (1 << 15)
818 #define RADEON_RB3D_DEPTHOFFSET 0x1c24
819 #define RADEON_RB3D_DEPTHCLEARVALUE 0x3230
820 #define RADEON_RB3D_DEPTHPITCH 0x1c28
821 #define RADEON_RB3D_PLANEMASK 0x1d84
822 #define RADEON_RB3D_STENCILREFMASK 0x1d7c
823 #define RADEON_RB3D_ZCACHE_MODE 0x3250
824 #define RADEON_RB3D_ZCACHE_CTLSTAT 0x3254
825 # define RADEON_RB3D_ZC_FLUSH (1 << 0)
826 # define RADEON_RB3D_ZC_FREE (1 << 2)
827 # define RADEON_RB3D_ZC_FLUSH_ALL 0x5
828 # define RADEON_RB3D_ZC_BUSY (1 << 31)
829 #define R300_ZB_ZCACHE_CTLSTAT 0x4f18
830 # define R300_ZC_FLUSH (1 << 0)
831 # define R300_ZC_FREE (1 << 1)
832 # define R300_ZC_BUSY (1 << 31)
833 #define RADEON_RB3D_DSTCACHE_CTLSTAT 0x325c
834 # define RADEON_RB3D_DC_FLUSH (3 << 0)
835 # define RADEON_RB3D_DC_FREE (3 << 2)
836 # define RADEON_RB3D_DC_FLUSH_ALL 0xf
837 # define RADEON_RB3D_DC_BUSY (1 << 31)
838 #define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c
839 # define R300_RB3D_DC_FLUSH (2 << 0)
840 # define R300_RB3D_DC_FREE (2 << 2)
841 # define R300_RB3D_DC_FINISH (1 << 4)
842 #define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
843 # define RADEON_Z_TEST_MASK (7 << 4)
844 # define RADEON_Z_TEST_ALWAYS (7 << 4)
845 # define RADEON_Z_HIERARCHY_ENABLE (1 << 8)
846 # define RADEON_STENCIL_TEST_ALWAYS (7 << 12)
847 # define RADEON_STENCIL_S_FAIL_REPLACE (2 << 16)
848 # define RADEON_STENCIL_ZPASS_REPLACE (2 << 20)
849 # define RADEON_STENCIL_ZFAIL_REPLACE (2 << 24)
850 # define RADEON_Z_COMPRESSION_ENABLE (1 << 28)
851 # define RADEON_FORCE_Z_DIRTY (1 << 29)
852 # define RADEON_Z_WRITE_ENABLE (1 << 30)
853 # define RADEON_Z_DECOMPRESSION_ENABLE (1 << 31)
854 #define RADEON_RBBM_SOFT_RESET 0x00f0
855 # define RADEON_SOFT_RESET_CP (1 << 0)
856 # define RADEON_SOFT_RESET_HI (1 << 1)
857 # define RADEON_SOFT_RESET_SE (1 << 2)
858 # define RADEON_SOFT_RESET_RE (1 << 3)
859 # define RADEON_SOFT_RESET_PP (1 << 4)
860 # define RADEON_SOFT_RESET_E2 (1 << 5)
861 # define RADEON_SOFT_RESET_RB (1 << 6)
862 # define RADEON_SOFT_RESET_HDP (1 << 7)
863 /*
864 * 6:0 Available slots in the FIFO
865 * 8 Host Interface active
866 * 9 CP request active
867 * 10 FIFO request active
868 * 11 Host Interface retry active
869 * 12 CP retry active
870 * 13 FIFO retry active
871 * 14 FIFO pipeline busy
872 * 15 Event engine busy
873 * 16 CP command stream busy
874 * 17 2D engine busy
875 * 18 2D portion of render backend busy
876 * 20 3D setup engine busy
877 * 26 GA engine busy
878 * 27 CBA 2D engine busy
879 * 31 2D engine busy or 3D engine busy or FIFO not empty or CP busy or
880 * command stream queue not empty or Ring Buffer not empty
881 */
882 #define RADEON_RBBM_STATUS 0x0e40
883 /* Same as the previous RADEON_RBBM_STATUS; this is a mirror of that register. */
884 /* #define RADEON_RBBM_STATUS 0x1740 */
885 /* bits 6:0 are dword slots available in the cmd fifo */
886 # define RADEON_RBBM_FIFOCNT_MASK 0x007f
887 # define RADEON_HIRQ_ON_RBB (1 << 8)
888 # define RADEON_CPRQ_ON_RBB (1 << 9)
889 # define RADEON_CFRQ_ON_RBB (1 << 10)
890 # define RADEON_HIRQ_IN_RTBUF (1 << 11)
891 # define RADEON_CPRQ_IN_RTBUF (1 << 12)
892 # define RADEON_CFRQ_IN_RTBUF (1 << 13)
893 # define RADEON_PIPE_BUSY (1 << 14)
894 # define RADEON_ENG_EV_BUSY (1 << 15)
895 # define RADEON_CP_CMDSTRM_BUSY (1 << 16)
896 # define RADEON_E2_BUSY (1 << 17)
897 # define RADEON_RB2D_BUSY (1 << 18)
898 # define RADEON_RB3D_BUSY (1 << 19) /* not used on r300 */
899 # define RADEON_VAP_BUSY (1 << 20)
900 # define RADEON_RE_BUSY (1 << 21) /* not used on r300 */
901 # define RADEON_TAM_BUSY (1 << 22) /* not used on r300 */
902 # define RADEON_TDM_BUSY (1 << 23) /* not used on r300 */
903 # define RADEON_PB_BUSY (1 << 24) /* not used on r300 */
904 # define RADEON_TIM_BUSY (1 << 25) /* not used on r300 */
905 # define RADEON_GA_BUSY (1 << 26)
906 # define RADEON_CBA2D_BUSY (1 << 27)
907 # define RADEON_RBBM_ACTIVE (1 << 31)
908 #define RADEON_RE_LINE_PATTERN 0x1cd0
909 #define RADEON_RE_MISC 0x26c4
910 #define RADEON_RE_TOP_LEFT 0x26c0
911 #define RADEON_RE_WIDTH_HEIGHT 0x1c44
912 #define RADEON_RE_STIPPLE_ADDR 0x1cc8
913 #define RADEON_RE_STIPPLE_DATA 0x1ccc
914
915 #define RADEON_SCISSOR_TL_0 0x1cd8
916 #define RADEON_SCISSOR_BR_0 0x1cdc
917 #define RADEON_SCISSOR_TL_1 0x1ce0
918 #define RADEON_SCISSOR_BR_1 0x1ce4
919 #define RADEON_SCISSOR_TL_2 0x1ce8
920 #define RADEON_SCISSOR_BR_2 0x1cec
921 #define RADEON_SE_COORD_FMT 0x1c50
922 #define RADEON_SE_CNTL 0x1c4c
923 # define RADEON_FFACE_CULL_CW (0 << 0)
924 # define RADEON_BFACE_SOLID (3 << 1)
925 # define RADEON_FFACE_SOLID (3 << 3)
926 # define RADEON_FLAT_SHADE_VTX_LAST (3 << 6)
927 # define RADEON_DIFFUSE_SHADE_FLAT (1 << 8)
928 # define RADEON_DIFFUSE_SHADE_GOURAUD (2 << 8)
929 # define RADEON_ALPHA_SHADE_FLAT (1 << 10)
930 # define RADEON_ALPHA_SHADE_GOURAUD (2 << 10)
931 # define RADEON_SPECULAR_SHADE_FLAT (1 << 12)
932 # define RADEON_SPECULAR_SHADE_GOURAUD (2 << 12)
933 # define RADEON_FOG_SHADE_FLAT (1 << 14)
934 # define RADEON_FOG_SHADE_GOURAUD (2 << 14)
935 # define RADEON_VPORT_XY_XFORM_ENABLE (1 << 24)
936 # define RADEON_VPORT_Z_XFORM_ENABLE (1 << 25)
937 # define RADEON_VTX_PIX_CENTER_OGL (1 << 27)
938 # define RADEON_ROUND_MODE_TRUNC (0 << 28)
939 # define RADEON_ROUND_PREC_8TH_PIX (1 << 30)
940 #define RADEON_SE_CNTL_STATUS 0x2140
941 #define RADEON_SE_LINE_WIDTH 0x1db8
942 #define RADEON_SE_VPORT_XSCALE 0x1d98
943 #define RADEON_SE_ZBIAS_FACTOR 0x1db0
944 #define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210
945 #define RADEON_SE_TCL_OUTPUT_VTX_FMT 0x2254
946 #define RADEON_SE_TCL_VECTOR_INDX_REG 0x2200
947 # define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 16
948 # define RADEON_VEC_INDX_DWORD_COUNT_SHIFT 28
949 #define RADEON_SE_TCL_VECTOR_DATA_REG 0x2204
950 #define RADEON_SE_TCL_SCALAR_INDX_REG 0x2208
951 # define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 16
952 #define RADEON_SE_TCL_SCALAR_DATA_REG 0x220C
953 #define RADEON_SURFACE_ACCESS_FLAGS 0x0bf8
954 #define RADEON_SURFACE_ACCESS_CLR 0x0bfc
955 #define RADEON_SURFACE_CNTL 0x0b00
956 # define RADEON_SURF_TRANSLATION_DIS (1 << 8)
957 # define RADEON_NONSURF_AP0_SWP_MASK (3 << 20)
958 # define RADEON_NONSURF_AP0_SWP_LITTLE (0 << 20)
959 # define RADEON_NONSURF_AP0_SWP_BIG16 (1 << 20)
960 # define RADEON_NONSURF_AP0_SWP_BIG32 (2 << 20)
961 # define RADEON_NONSURF_AP1_SWP_MASK (3 << 22)
962 # define RADEON_NONSURF_AP1_SWP_LITTLE (0 << 22)
963 # define RADEON_NONSURF_AP1_SWP_BIG16 (1 << 22)
964 # define RADEON_NONSURF_AP1_SWP_BIG32 (2 << 22)
965 #define RADEON_SURFACE0_INFO 0x0b0c
966 # define RADEON_SURF_PITCHSEL_MASK (0x1ff << 0)
967 # define RADEON_SURF_TILE_MODE_MASK (3 << 16)
968 # define RADEON_SURF_TILE_MODE_MACRO (0 << 16)
969 # define RADEON_SURF_TILE_MODE_MICRO (1 << 16)
970 # define RADEON_SURF_TILE_MODE_32BIT_Z (2 << 16)
971 # define RADEON_SURF_TILE_MODE_16BIT_Z (3 << 16)
972 #define RADEON_SURFACE0_LOWER_BOUND 0x0b04
973 #define RADEON_SURFACE0_UPPER_BOUND 0x0b08
974 # define RADEON_SURF_ADDRESS_FIXED_MASK (0x3ff << 0)
975 #define RADEON_SURFACE1_INFO 0x0b1c
976 #define RADEON_SURFACE1_LOWER_BOUND 0x0b14
977 #define RADEON_SURFACE1_UPPER_BOUND 0x0b18
978 #define RADEON_SURFACE2_INFO 0x0b2c
979 #define RADEON_SURFACE2_LOWER_BOUND 0x0b24
980 #define RADEON_SURFACE2_UPPER_BOUND 0x0b28
981 #define RADEON_SURFACE3_INFO 0x0b3c
982 #define RADEON_SURFACE3_LOWER_BOUND 0x0b34
983 #define RADEON_SURFACE3_UPPER_BOUND 0x0b38
984 #define RADEON_SURFACE4_INFO 0x0b4c
985 #define RADEON_SURFACE4_LOWER_BOUND 0x0b44
986 #define RADEON_SURFACE4_UPPER_BOUND 0x0b48
987 #define RADEON_SURFACE5_INFO 0x0b5c
988 #define RADEON_SURFACE5_LOWER_BOUND 0x0b54
989 #define RADEON_SURFACE5_UPPER_BOUND 0x0b58
990 #define RADEON_SURFACE6_INFO 0x0b6c
991 #define RADEON_SURFACE6_LOWER_BOUND 0x0b64
992 #define RADEON_SURFACE6_UPPER_BOUND 0x0b68
993 #define RADEON_SURFACE7_INFO 0x0b7c
994 #define RADEON_SURFACE7_LOWER_BOUND 0x0b74
995 #define RADEON_SURFACE7_UPPER_BOUND 0x0b78
996 #define RADEON_SW_SEMAPHORE 0x013c
997
998 #define RADEON_WAIT_UNTIL 0x1720
999 # define RADEON_WAIT_CRTC_PFLIP (1 << 0)
1000 # define RADEON_WAIT_2D_IDLE (1 << 14)
1001 # define RADEON_WAIT_3D_IDLE (1 << 15)
1002 # define RADEON_WAIT_2D_IDLECLEAN (1 << 16)
1003 # define RADEON_WAIT_3D_IDLECLEAN (1 << 17)
1004 # define RADEON_WAIT_HOST_IDLECLEAN (1 << 18)
1005
1006 #define RADEON_RB3D_ZMASKOFFSET 0x3234
1007 #define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
1008 # define RADEON_DEPTH_FORMAT_16BIT_INT_Z (0 << 0)
1009 # define RADEON_DEPTH_FORMAT_24BIT_INT_Z (2 << 0)
1010
1011 /* CP registers */
1012 #define RADEON_CP_ME_RAM_ADDR 0x07d4
1013 #define RADEON_CP_ME_RAM_RADDR 0x07d8
1014 #define RADEON_CP_ME_RAM_DATAH 0x07dc
1015 #define RADEON_CP_ME_RAM_DATAL 0x07e0
1016
1017 #define RADEON_CP_RB_BASE 0x0700
1018 #define RADEON_CP_RB_CNTL 0x0704
1019 # define RADEON_BUF_SWAP_32BIT (2 << 16)
1020 # define RADEON_RB_NO_UPDATE (1 << 27)
1021 # define RADEON_RB_RPTR_WR_ENA (1 << 31)
1022 #define RADEON_CP_RB_RPTR_ADDR 0x070c
1023 #define RADEON_CP_RB_RPTR 0x0710
1024 #define RADEON_CP_RB_WPTR 0x0714
1025
1026 #define RADEON_CP_RB_WPTR_DELAY 0x0718
1027 # define RADEON_PRE_WRITE_TIMER_SHIFT 0
1028 # define RADEON_PRE_WRITE_LIMIT_SHIFT 23
1029
1030 #define RADEON_CP_IB_BASE 0x0738
1031
1032 #define RADEON_CP_CSQ_CNTL 0x0740
1033 # define RADEON_CSQ_CNT_PRIMARY_MASK (0xff << 0)
1034 # define RADEON_CSQ_PRIDIS_INDDIS (0 << 28)
1035 # define RADEON_CSQ_PRIPIO_INDDIS (1 << 28)
1036 # define RADEON_CSQ_PRIBM_INDDIS (2 << 28)
1037 # define RADEON_CSQ_PRIPIO_INDBM (3 << 28)
1038 # define RADEON_CSQ_PRIBM_INDBM (4 << 28)
1039 # define RADEON_CSQ_PRIPIO_INDPIO (15 << 28)
1040
1041 #define R300_CP_RESYNC_ADDR 0x0778
1042 #define R300_CP_RESYNC_DATA 0x077c
1043
1044 #define RADEON_AIC_CNTL 0x01d0
1045 # define RADEON_PCIGART_TRANSLATE_EN (1 << 0)
1046 # define RS400_MSI_REARM (1 << 3)
1047 #define RADEON_AIC_STAT 0x01d4
1048 #define RADEON_AIC_PT_BASE 0x01d8
1049 #define RADEON_AIC_LO_ADDR 0x01dc
1050 #define RADEON_AIC_HI_ADDR 0x01e0
1051 #define RADEON_AIC_TLB_ADDR 0x01e4
1052 #define RADEON_AIC_TLB_DATA 0x01e8
1053
1054 /* CP command packets */
1055 #define RADEON_CP_PACKET0 0x00000000
1056 # define RADEON_ONE_REG_WR (1 << 15)
1057 #define RADEON_CP_PACKET1 0x40000000
1058 #define RADEON_CP_PACKET2 0x80000000
1059 #define RADEON_CP_PACKET3 0xC0000000
1060 # define RADEON_CP_NOP 0x00001000
1061 # define RADEON_CP_NEXT_CHAR 0x00001900
1062 # define RADEON_CP_PLY_NEXTSCAN 0x00001D00
1063 # define RADEON_CP_SET_SCISSORS 0x00001E00
1064 /* GEN_INDX_PRIM is unsupported starting with R300 */
1065 # define RADEON_3D_RNDR_GEN_INDX_PRIM 0x00002300
1066 # define RADEON_WAIT_FOR_IDLE 0x00002600
1067 # define RADEON_3D_DRAW_VBUF 0x00002800
1068 # define RADEON_3D_DRAW_IMMD 0x00002900
1069 # define RADEON_3D_DRAW_INDX 0x00002A00
1070 # define RADEON_CP_LOAD_PALETTE 0x00002C00
1071 # define RADEON_3D_LOAD_VBPNTR 0x00002F00
1072 # define RADEON_MPEG_IDCT_MACROBLOCK 0x00003000
1073 # define RADEON_MPEG_IDCT_MACROBLOCK_REV 0x00003100
1074 # define RADEON_3D_CLEAR_ZMASK 0x00003200
1075 # define RADEON_CP_INDX_BUFFER 0x00003300
1076 # define RADEON_CP_3D_DRAW_VBUF_2 0x00003400
1077 # define RADEON_CP_3D_DRAW_IMMD_2 0x00003500
1078 # define RADEON_CP_3D_DRAW_INDX_2 0x00003600
1079 # define RADEON_3D_CLEAR_HIZ 0x00003700
1080 # define RADEON_CP_3D_CLEAR_CMASK 0x00003802
1081 # define RADEON_CNTL_HOSTDATA_BLT 0x00009400
1082 # define RADEON_CNTL_PAINT_MULTI 0x00009A00
1083 # define RADEON_CNTL_BITBLT_MULTI 0x00009B00
1084 # define RADEON_CNTL_SET_SCISSORS 0xC0001E00
1085
1086 # define R600_IT_INDIRECT_BUFFER_END 0x00001700
1087 # define R600_IT_SET_PREDICATION 0x00002000
1088 # define R600_IT_REG_RMW 0x00002100
1089 # define R600_IT_COND_EXEC 0x00002200
1090 # define R600_IT_PRED_EXEC 0x00002300
1091 # define R600_IT_START_3D_CMDBUF 0x00002400
1092 # define R600_IT_DRAW_INDEX_2 0x00002700
1093 # define R600_IT_CONTEXT_CONTROL 0x00002800
1094 # define R600_IT_DRAW_INDEX_IMMD_BE 0x00002900
1095 # define R600_IT_INDEX_TYPE 0x00002A00
1096 # define R600_IT_DRAW_INDEX 0x00002B00
1097 # define R600_IT_DRAW_INDEX_AUTO 0x00002D00
1098 # define R600_IT_DRAW_INDEX_IMMD 0x00002E00
1099 # define R600_IT_NUM_INSTANCES 0x00002F00
1100 # define R600_IT_STRMOUT_BUFFER_UPDATE 0x00003400
1101 # define R600_IT_INDIRECT_BUFFER_MP 0x00003800
1102 # define R600_IT_MEM_SEMAPHORE 0x00003900
1103 # define R600_IT_MPEG_INDEX 0x00003A00
1104 # define R600_IT_WAIT_REG_MEM 0x00003C00
1105 # define R600_IT_MEM_WRITE 0x00003D00
1106 # define R600_IT_INDIRECT_BUFFER 0x00003200
1107 # define R600_IT_SURFACE_SYNC 0x00004300
1108 # define R600_CB0_DEST_BASE_ENA (1 << 6)
1109 # define R600_TC_ACTION_ENA (1 << 23)
1110 # define R600_VC_ACTION_ENA (1 << 24)
1111 # define R600_CB_ACTION_ENA (1 << 25)
1112 # define R600_DB_ACTION_ENA (1 << 26)
1113 # define R600_SH_ACTION_ENA (1 << 27)
1114 # define R600_SMX_ACTION_ENA (1 << 28)
1115 # define R600_IT_ME_INITIALIZE 0x00004400
1116 # define R600_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16)
1117 # define R600_IT_COND_WRITE 0x00004500
1118 # define R600_IT_EVENT_WRITE 0x00004600
1119 # define R600_IT_EVENT_WRITE_EOP 0x00004700
1120 # define R600_IT_ONE_REG_WRITE 0x00005700
1121 # define R600_IT_SET_CONFIG_REG 0x00006800
1122 # define R600_SET_CONFIG_REG_OFFSET 0x00008000
1123 # define R600_SET_CONFIG_REG_END 0x0000ac00
1124 # define R600_IT_SET_CONTEXT_REG 0x00006900
1125 # define R600_SET_CONTEXT_REG_OFFSET 0x00028000
1126 # define R600_SET_CONTEXT_REG_END 0x00029000
1127 # define R600_IT_SET_ALU_CONST 0x00006A00
1128 # define R600_SET_ALU_CONST_OFFSET 0x00030000
1129 # define R600_SET_ALU_CONST_END 0x00032000
1130 # define R600_IT_SET_BOOL_CONST 0x00006B00
1131 # define R600_SET_BOOL_CONST_OFFSET 0x0003e380
1132 # define R600_SET_BOOL_CONST_END 0x00040000
1133 # define R600_IT_SET_LOOP_CONST 0x00006C00
1134 # define R600_SET_LOOP_CONST_OFFSET 0x0003e200
1135 # define R600_SET_LOOP_CONST_END 0x0003e380
1136 # define R600_IT_SET_RESOURCE 0x00006D00
1137 # define R600_SET_RESOURCE_OFFSET 0x00038000
1138 # define R600_SET_RESOURCE_END 0x0003c000
1139 # define R600_SQ_TEX_VTX_INVALID_TEXTURE 0x0
1140 # define R600_SQ_TEX_VTX_INVALID_BUFFER 0x1
1141 # define R600_SQ_TEX_VTX_VALID_TEXTURE 0x2
1142 # define R600_SQ_TEX_VTX_VALID_BUFFER 0x3
1143 # define R600_IT_SET_SAMPLER 0x00006E00
1144 # define R600_SET_SAMPLER_OFFSET 0x0003c000
1145 # define R600_SET_SAMPLER_END 0x0003cff0
1146 # define R600_IT_SET_CTL_CONST 0x00006F00
1147 # define R600_SET_CTL_CONST_OFFSET 0x0003cff0
1148 # define R600_SET_CTL_CONST_END 0x0003e200
1149 # define R600_IT_SURFACE_BASE_UPDATE 0x00007300
1150
1151 #define RADEON_CP_PACKET_MASK 0xC0000000
1152 #define RADEON_CP_PACKET_COUNT_MASK 0x3fff0000
1153 #define RADEON_CP_PACKET0_REG_MASK 0x000007ff
1154 #define RADEON_CP_PACKET1_REG0_MASK 0x000007ff
1155 #define RADEON_CP_PACKET1_REG1_MASK 0x003ff800
1156
1157 #define RADEON_VTX_Z_PRESENT (1 << 31)
1158 #define RADEON_VTX_PKCOLOR_PRESENT (1 << 3)
1159
1160 #define RADEON_PRIM_TYPE_NONE (0 << 0)
1161 #define RADEON_PRIM_TYPE_POINT (1 << 0)
1162 #define RADEON_PRIM_TYPE_LINE (2 << 0)
1163 #define RADEON_PRIM_TYPE_LINE_STRIP (3 << 0)
1164 #define RADEON_PRIM_TYPE_TRI_LIST (4 << 0)
1165 #define RADEON_PRIM_TYPE_TRI_FAN (5 << 0)
1166 #define RADEON_PRIM_TYPE_TRI_STRIP (6 << 0)
1167 #define RADEON_PRIM_TYPE_TRI_TYPE2 (7 << 0)
1168 #define RADEON_PRIM_TYPE_RECT_LIST (8 << 0)
1169 #define RADEON_PRIM_TYPE_3VRT_POINT_LIST (9 << 0)
1170 #define RADEON_PRIM_TYPE_3VRT_LINE_LIST (10 << 0)
1171 #define RADEON_PRIM_TYPE_MASK 0xf
1172 #define RADEON_PRIM_WALK_IND (1 << 4)
1173 #define RADEON_PRIM_WALK_LIST (2 << 4)
1174 #define RADEON_PRIM_WALK_RING (3 << 4)
1175 #define RADEON_COLOR_ORDER_BGRA (0 << 6)
1176 #define RADEON_COLOR_ORDER_RGBA (1 << 6)
1177 #define RADEON_MAOS_ENABLE (1 << 7)
1178 #define RADEON_VTX_FMT_R128_MODE (0 << 8)
1179 #define RADEON_VTX_FMT_RADEON_MODE (1 << 8)
1180 #define RADEON_NUM_VERTICES_SHIFT 16
1181
1182 #define RADEON_COLOR_FORMAT_CI8 2
1183 #define RADEON_COLOR_FORMAT_ARGB1555 3
1184 #define RADEON_COLOR_FORMAT_RGB565 4
1185 #define RADEON_COLOR_FORMAT_ARGB8888 6
1186 #define RADEON_COLOR_FORMAT_RGB332 7
1187 #define RADEON_COLOR_FORMAT_RGB8 9
1188 #define RADEON_COLOR_FORMAT_ARGB4444 15
1189
1190 #define RADEON_TXFORMAT_I8 0
1191 #define RADEON_TXFORMAT_AI88 1
1192 #define RADEON_TXFORMAT_RGB332 2
1193 #define RADEON_TXFORMAT_ARGB1555 3
1194 #define RADEON_TXFORMAT_RGB565 4
1195 #define RADEON_TXFORMAT_ARGB4444 5
1196 #define RADEON_TXFORMAT_ARGB8888 6
1197 #define RADEON_TXFORMAT_RGBA8888 7
1198 #define RADEON_TXFORMAT_Y8 8
1199 #define RADEON_TXFORMAT_VYUY422 10
1200 #define RADEON_TXFORMAT_YVYU422 11
1201 #define RADEON_TXFORMAT_DXT1 12
1202 #define RADEON_TXFORMAT_DXT23 14
1203 #define RADEON_TXFORMAT_DXT45 15
1204
1205 #define R200_PP_TXCBLEND_0 0x2f00
1206 #define R200_PP_TXCBLEND_1 0x2f10
1207 #define R200_PP_TXCBLEND_2 0x2f20
1208 #define R200_PP_TXCBLEND_3 0x2f30
1209 #define R200_PP_TXCBLEND_4 0x2f40
1210 #define R200_PP_TXCBLEND_5 0x2f50
1211 #define R200_PP_TXCBLEND_6 0x2f60
1212 #define R200_PP_TXCBLEND_7 0x2f70
1213 #define R200_SE_TCL_LIGHT_MODEL_CTL_0 0x2268
1214 #define R200_PP_TFACTOR_0 0x2ee0
1215 #define R200_SE_VTX_FMT_0 0x2088
1216 #define R200_SE_VAP_CNTL 0x2080
1217 #define R200_SE_TCL_MATRIX_SEL_0 0x2230
1218 #define R200_SE_TCL_TEX_PROC_CTL_2 0x22a8
1219 #define R200_SE_TCL_UCP_VERT_BLEND_CTL 0x22c0
1220 #define R200_PP_TXFILTER_5 0x2ca0
1221 #define R200_PP_TXFILTER_4 0x2c80
1222 #define R200_PP_TXFILTER_3 0x2c60
1223 #define R200_PP_TXFILTER_2 0x2c40
1224 #define R200_PP_TXFILTER_1 0x2c20
1225 #define R200_PP_TXFILTER_0 0x2c00
1226 #define R200_PP_TXOFFSET_5 0x2d78
1227 #define R200_PP_TXOFFSET_4 0x2d60
1228 #define R200_PP_TXOFFSET_3 0x2d48
1229 #define R200_PP_TXOFFSET_2 0x2d30
1230 #define R200_PP_TXOFFSET_1 0x2d18
1231 #define R200_PP_TXOFFSET_0 0x2d00
1232
1233 #define R200_PP_CUBIC_FACES_0 0x2c18
1234 #define R200_PP_CUBIC_FACES_1 0x2c38
1235 #define R200_PP_CUBIC_FACES_2 0x2c58
1236 #define R200_PP_CUBIC_FACES_3 0x2c78
1237 #define R200_PP_CUBIC_FACES_4 0x2c98
1238 #define R200_PP_CUBIC_FACES_5 0x2cb8
1239 #define R200_PP_CUBIC_OFFSET_F1_0 0x2d04
1240 #define R200_PP_CUBIC_OFFSET_F2_0 0x2d08
1241 #define R200_PP_CUBIC_OFFSET_F3_0 0x2d0c
1242 #define R200_PP_CUBIC_OFFSET_F4_0 0x2d10
1243 #define R200_PP_CUBIC_OFFSET_F5_0 0x2d14
1244 #define R200_PP_CUBIC_OFFSET_F1_1 0x2d1c
1245 #define R200_PP_CUBIC_OFFSET_F2_1 0x2d20
1246 #define R200_PP_CUBIC_OFFSET_F3_1 0x2d24
1247 #define R200_PP_CUBIC_OFFSET_F4_1 0x2d28
1248 #define R200_PP_CUBIC_OFFSET_F5_1 0x2d2c
1249 #define R200_PP_CUBIC_OFFSET_F1_2 0x2d34
1250 #define R200_PP_CUBIC_OFFSET_F2_2 0x2d38
1251 #define R200_PP_CUBIC_OFFSET_F3_2 0x2d3c
1252 #define R200_PP_CUBIC_OFFSET_F4_2 0x2d40
1253 #define R200_PP_CUBIC_OFFSET_F5_2 0x2d44
1254 #define R200_PP_CUBIC_OFFSET_F1_3 0x2d4c
1255 #define R200_PP_CUBIC_OFFSET_F2_3 0x2d50
1256 #define R200_PP_CUBIC_OFFSET_F3_3 0x2d54
1257 #define R200_PP_CUBIC_OFFSET_F4_3 0x2d58
1258 #define R200_PP_CUBIC_OFFSET_F5_3 0x2d5c
1259 #define R200_PP_CUBIC_OFFSET_F1_4 0x2d64
1260 #define R200_PP_CUBIC_OFFSET_F2_4 0x2d68
1261 #define R200_PP_CUBIC_OFFSET_F3_4 0x2d6c
1262 #define R200_PP_CUBIC_OFFSET_F4_4 0x2d70
1263 #define R200_PP_CUBIC_OFFSET_F5_4 0x2d74
1264 #define R200_PP_CUBIC_OFFSET_F1_5 0x2d7c
1265 #define R200_PP_CUBIC_OFFSET_F2_5 0x2d80
1266 #define R200_PP_CUBIC_OFFSET_F3_5 0x2d84
1267 #define R200_PP_CUBIC_OFFSET_F4_5 0x2d88
1268 #define R200_PP_CUBIC_OFFSET_F5_5 0x2d8c
1269
1270 #define R200_RE_AUX_SCISSOR_CNTL 0x26f0
1271 #define R200_SE_VTE_CNTL 0x20b0
1272 #define R200_SE_TCL_OUTPUT_VTX_COMP_SEL 0x2250
1273 #define R200_PP_TAM_DEBUG3 0x2d9c
1274 #define R200_PP_CNTL_X 0x2cc4
1275 #define R200_SE_VAP_CNTL_STATUS 0x2140
1276 #define R200_RE_SCISSOR_TL_0 0x1cd8
1277 #define R200_RE_SCISSOR_TL_1 0x1ce0
1278 #define R200_RE_SCISSOR_TL_2 0x1ce8
1279 #define R200_RB3D_DEPTHXY_OFFSET 0x1d60
1280 #define R200_RE_AUX_SCISSOR_CNTL 0x26f0
1281 #define R200_SE_VTX_STATE_CNTL 0x2180
1282 #define R200_RE_POINTSIZE 0x2648
1283 #define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254
1284
1285 #define RADEON_PP_TEX_SIZE_0 0x1d04 /* NPOT */
1286 #define RADEON_PP_TEX_SIZE_1 0x1d0c
1287 #define RADEON_PP_TEX_SIZE_2 0x1d14
1288
1289 #define RADEON_PP_CUBIC_FACES_0 0x1d24
1290 #define RADEON_PP_CUBIC_FACES_1 0x1d28
1291 #define RADEON_PP_CUBIC_FACES_2 0x1d2c
1292 #define RADEON_PP_CUBIC_OFFSET_T0_0 0x1dd0 /* bits [31:5] */
1293 #define RADEON_PP_CUBIC_OFFSET_T1_0 0x1e00
1294 #define RADEON_PP_CUBIC_OFFSET_T2_0 0x1e14
1295
1296 #define RADEON_SE_TCL_STATE_FLUSH 0x2284
1297
1298 #define SE_VAP_CNTL__TCL_ENA_MASK 0x00000001
1299 #define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK 0x00010000
1300 #define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 0x00000012
1301 #define SE_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100
1302 #define SE_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200
1303 #define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 0x00000001
1304 #define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 0x00000002
1305 #define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT 0x0000000b
1306 #define R200_3D_DRAW_IMMD_2 0xC0003500
1307 #define R200_SE_VTX_FMT_1 0x208c
1308 #define R200_RE_CNTL 0x1c50
1309
1310 #define R200_RB3D_BLENDCOLOR 0x3218
1311
1312 #define R200_SE_TCL_POINT_SPRITE_CNTL 0x22c4
1313
1314 #define R200_PP_TRI_PERF 0x2cf8
1315
1316 #define R200_PP_AFS_0 0x2f80
1317 #define R200_PP_AFS_1 0x2f00 /* same as txcblend_0 */
1318
1319 #define R200_VAP_PVS_CNTL_1 0x22D0
1320
1321 #define RADEON_CRTC_CRNT_FRAME 0x0214
1322 #define RADEON_CRTC2_CRNT_FRAME 0x0314
1323
1324 #define R500_D1CRTC_STATUS 0x609c
1325 #define R500_D2CRTC_STATUS 0x689c
1326 #define R500_CRTC_V_BLANK (1<<0)
1327
1328 #define R500_D1CRTC_FRAME_COUNT 0x60a4
1329 #define R500_D2CRTC_FRAME_COUNT 0x68a4
1330
1331 #define R500_D1MODE_V_COUNTER 0x6530
1332 #define R500_D2MODE_V_COUNTER 0x6d30
1333
1334 #define R500_D1MODE_VBLANK_STATUS 0x6534
1335 #define R500_D2MODE_VBLANK_STATUS 0x6d34
1336 #define R500_VBLANK_OCCURED (1<<0)
1337 #define R500_VBLANK_ACK (1<<4)
1338 #define R500_VBLANK_STAT (1<<12)
1339 #define R500_VBLANK_INT (1<<16)
1340
1341 #define R500_DxMODE_INT_MASK 0x6540
1342 #define R500_D1MODE_INT_MASK (1<<0)
1343 #define R500_D2MODE_INT_MASK (1<<8)
1344
1345 #define R500_DISP_INTERRUPT_STATUS 0x7edc
1346 #define R500_D1_VBLANK_INTERRUPT (1 << 4)
1347 #define R500_D2_VBLANK_INTERRUPT (1 << 5)
1348
1349 /* R6xx/R7xx registers */
1350 #define R600_MC_VM_FB_LOCATION 0x2180
1351 #define R600_MC_VM_AGP_TOP 0x2184
1352 #define R600_MC_VM_AGP_BOT 0x2188
1353 #define R600_MC_VM_AGP_BASE 0x218c
1354 #define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190
1355 #define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194
1356 #define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198
1357
1358 #define R700_MC_VM_FB_LOCATION 0x2024
1359 #define R700_MC_VM_AGP_TOP 0x2028
1360 #define R700_MC_VM_AGP_BOT 0x202c
1361 #define R700_MC_VM_AGP_BASE 0x2030
1362 #define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
1363 #define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
1364 #define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203c
1365
1366 #define R600_MCD_RD_A_CNTL 0x219c
1367 #define R600_MCD_RD_B_CNTL 0x21a0
1368
1369 #define R600_MCD_WR_A_CNTL 0x21a4
1370 #define R600_MCD_WR_B_CNTL 0x21a8
1371
1372 #define R600_MCD_RD_SYS_CNTL 0x2200
1373 #define R600_MCD_WR_SYS_CNTL 0x2214
1374
1375 #define R600_MCD_RD_GFX_CNTL 0x21fc
1376 #define R600_MCD_RD_HDP_CNTL 0x2204
1377 #define R600_MCD_RD_PDMA_CNTL 0x2208
1378 #define R600_MCD_RD_SEM_CNTL 0x220c
1379 #define R600_MCD_WR_GFX_CNTL 0x2210
1380 #define R600_MCD_WR_HDP_CNTL 0x2218
1381 #define R600_MCD_WR_PDMA_CNTL 0x221c
1382 #define R600_MCD_WR_SEM_CNTL 0x2220
1383
1384 # define R600_MCD_L1_TLB (1 << 0)
1385 # define R600_MCD_L1_FRAG_PROC (1 << 1)
1386 # define R600_MCD_L1_STRICT_ORDERING (1 << 2)
1387
1388 # define R600_MCD_SYSTEM_ACCESS_MODE_MASK (3 << 6)
1389 # define R600_MCD_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6)
1390 # define R600_MCD_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6)
1391 # define R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS (2 << 6)
1392 # define R600_MCD_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6)
1393
1394 # define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8)
1395 # define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8)
1396
1397 # define R600_MCD_SEMAPHORE_MODE (1 << 10)
1398 # define R600_MCD_WAIT_L2_QUERY (1 << 11)
1399 # define R600_MCD_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 12)
1400 # define R600_MCD_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15)
1401
1402 #define R700_MC_VM_MD_L1_TLB0_CNTL 0x2654
1403 #define R700_MC_VM_MD_L1_TLB1_CNTL 0x2658
1404 #define R700_MC_VM_MD_L1_TLB2_CNTL 0x265c
1405
1406 #define R700_MC_VM_MB_L1_TLB0_CNTL 0x2234
1407 #define R700_MC_VM_MB_L1_TLB1_CNTL 0x2238
1408 #define R700_MC_VM_MB_L1_TLB2_CNTL 0x223c
1409 #define R700_MC_VM_MB_L1_TLB3_CNTL 0x2240
1410
1411 # define R700_ENABLE_L1_TLB (1 << 0)
1412 # define R700_ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
1413 # define R700_SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
1414 # define R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
1415 # define R700_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 15)
1416 # define R700_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 18)
1417
1418 #define R700_MC_ARB_RAMCFG 0x2760
1419 # define R700_NOOFBANK_SHIFT 0
1420 # define R700_NOOFBANK_MASK 0x3
1421 # define R700_NOOFRANK_SHIFT 2
1422 # define R700_NOOFRANK_MASK 0x1
1423 # define R700_NOOFROWS_SHIFT 3
1424 # define R700_NOOFROWS_MASK 0x7
1425 # define R700_NOOFCOLS_SHIFT 6
1426 # define R700_NOOFCOLS_MASK 0x3
1427 # define R700_CHANSIZE_SHIFT 8
1428 # define R700_CHANSIZE_MASK 0x1
1429 # define R700_BURSTLENGTH_SHIFT 9
1430 # define R700_BURSTLENGTH_MASK 0x1
1431 #define R600_RAMCFG 0x2408
1432 # define R600_NOOFBANK_SHIFT 0
1433 # define R600_NOOFBANK_MASK 0x1
1434 # define R600_NOOFRANK_SHIFT 1
1435 # define R600_NOOFRANK_MASK 0x1
1436 # define R600_NOOFROWS_SHIFT 2
1437 # define R600_NOOFROWS_MASK 0x7
1438 # define R600_NOOFCOLS_SHIFT 5
1439 # define R600_NOOFCOLS_MASK 0x3
1440 # define R600_CHANSIZE_SHIFT 7
1441 # define R600_CHANSIZE_MASK 0x1
1442 # define R600_BURSTLENGTH_SHIFT 8
1443 # define R600_BURSTLENGTH_MASK 0x1
1444
1445 #define R600_VM_L2_CNTL 0x1400
1446 # define R600_VM_L2_CACHE_EN (1 << 0)
1447 # define R600_VM_L2_FRAG_PROC (1 << 1)
1448 # define R600_VM_ENABLE_PTE_CACHE_LRU_W (1 << 9)
1449 # define R600_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 13)
1450 # define R700_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 14)
1451
1452 #define R600_VM_L2_CNTL2 0x1404
1453 # define R600_VM_L2_CNTL2_INVALIDATE_ALL_L1_TLBS (1 << 0)
1454 # define R600_VM_L2_CNTL2_INVALIDATE_L2_CACHE (1 << 1)
1455 #define R600_VM_L2_CNTL3 0x1408
1456 # define R600_VM_L2_CNTL3_BANK_SELECT_0(x) ((x) << 0)
1457 # define R600_VM_L2_CNTL3_BANK_SELECT_1(x) ((x) << 5)
1458 # define R600_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 10)
1459 # define R700_VM_L2_CNTL3_BANK_SELECT(x) ((x) << 0)
1460 # define R700_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 6)
1461
1462 #define R600_VM_L2_STATUS 0x140c
1463
1464 #define R600_VM_CONTEXT0_CNTL 0x1410
1465 # define R600_VM_ENABLE_CONTEXT (1 << 0)
1466 # define R600_VM_PAGE_TABLE_DEPTH_FLAT (0 << 1)
1467
1468 #define R600_VM_CONTEXT0_CNTL2 0x1430
1469 #define R600_VM_CONTEXT0_REQUEST_RESPONSE 0x1470
1470 #define R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490
1471 #define R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14b0
1472 #define R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574
1473 #define R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594
1474 #define R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15b4
1475
1476 #define R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c
1477 #define R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c
1478 #define R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157c
1479
1480 #define R600_HDP_HOST_PATH_CNTL 0x2c00
1481
1482 #define R600_GRBM_CNTL 0x8000
1483 # define R600_GRBM_READ_TIMEOUT(x) ((x) << 0)
1484
1485 #define R600_GRBM_STATUS 0x8010
1486 # define R600_CMDFIFO_AVAIL_MASK 0x1f
1487 # define R700_CMDFIFO_AVAIL_MASK 0xf
1488 # define R600_GUI_ACTIVE (1 << 31)
1489 #define R600_GRBM_STATUS2 0x8014
1490 #define R600_GRBM_SOFT_RESET 0x8020
1491 # define R600_SOFT_RESET_CP (1 << 0)
1492 #define R600_WAIT_UNTIL 0x8040
1493
1494 #define R600_CP_SEM_WAIT_TIMER 0x85bc
1495 #define R600_CP_ME_CNTL 0x86d8
1496 # define R600_CP_ME_HALT (1 << 28)
1497 #define R600_CP_QUEUE_THRESHOLDS 0x8760
1498 # define R600_ROQ_IB1_START(x) ((x) << 0)
1499 # define R600_ROQ_IB2_START(x) ((x) << 8)
1500 #define R600_CP_MEQ_THRESHOLDS 0x8764
1501 # define R700_STQ_SPLIT(x) ((x) << 0)
1502 # define R600_MEQ_END(x) ((x) << 16)
1503 # define R600_ROQ_END(x) ((x) << 24)
1504 #define R600_CP_PERFMON_CNTL 0x87fc
1505 #define R600_CP_RB_BASE 0xc100
1506 #define R600_CP_RB_CNTL 0xc104
1507 # define R600_RB_BUFSZ(x) ((x) << 0)
1508 # define R600_RB_BLKSZ(x) ((x) << 8)
1509 # define R600_RB_NO_UPDATE (1 << 27)
1510 # define R600_RB_RPTR_WR_ENA (1 << 31)
1511 #define R600_CP_RB_RPTR_WR 0xc108
1512 #define R600_CP_RB_RPTR_ADDR 0xc10c
1513 #define R600_CP_RB_RPTR_ADDR_HI 0xc110
1514 #define R600_CP_RB_WPTR 0xc114
1515 #define R600_CP_RB_WPTR_ADDR 0xc118
1516 #define R600_CP_RB_WPTR_ADDR_HI 0xc11c
1517 #define R600_CP_RB_RPTR 0x8700
1518 #define R600_CP_RB_WPTR_DELAY 0x8704
1519 #define R600_CP_PFP_UCODE_ADDR 0xc150
1520 #define R600_CP_PFP_UCODE_DATA 0xc154
1521 #define R600_CP_ME_RAM_RADDR 0xc158
1522 #define R600_CP_ME_RAM_WADDR 0xc15c
1523 #define R600_CP_ME_RAM_DATA 0xc160
1524 #define R600_CP_DEBUG 0xc1fc
1525
1526 #define R600_PA_CL_ENHANCE 0x8a14
1527 # define R600_CLIP_VTX_REORDER_ENA (1 << 0)
1528 # define R600_NUM_CLIP_SEQ(x) ((x) << 1)
1529 #define R600_PA_SC_LINE_STIPPLE_STATE 0x8b10
1530 #define R600_PA_SC_MULTI_CHIP_CNTL 0x8b20
1531 #define R700_PA_SC_FORCE_EOV_MAX_CNTS 0x8b24
1532 # define R700_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
1533 # define R700_FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16)
1534 #define R600_PA_SC_AA_SAMPLE_LOCS_2S 0x8b40
1535 #define R600_PA_SC_AA_SAMPLE_LOCS_4S 0x8b44
1536 #define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8b48
1537 #define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8b4c
1538 # define R600_S0_X(x) ((x) << 0)
1539 # define R600_S0_Y(x) ((x) << 4)
1540 # define R600_S1_X(x) ((x) << 8)
1541 # define R600_S1_Y(x) ((x) << 12)
1542 # define R600_S2_X(x) ((x) << 16)
1543 # define R600_S2_Y(x) ((x) << 20)
1544 # define R600_S3_X(x) ((x) << 24)
1545 # define R600_S3_Y(x) ((x) << 28)
1546 # define R600_S4_X(x) ((x) << 0)
1547 # define R600_S4_Y(x) ((x) << 4)
1548 # define R600_S5_X(x) ((x) << 8)
1549 # define R600_S5_Y(x) ((x) << 12)
1550 # define R600_S6_X(x) ((x) << 16)
1551 # define R600_S6_Y(x) ((x) << 20)
1552 # define R600_S7_X(x) ((x) << 24)
1553 # define R600_S7_Y(x) ((x) << 28)
1554 #define R600_PA_SC_FIFO_SIZE 0x8bd0
1555 # define R600_SC_PRIM_FIFO_SIZE(x) ((x) << 0)
1556 # define R600_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 8)
1557 # define R600_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 16)
1558 #define R700_PA_SC_FIFO_SIZE_R7XX 0x8bcc
1559 # define R700_SC_PRIM_FIFO_SIZE(x) ((x) << 0)
1560 # define R700_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 12)
1561 # define R700_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 20)
1562 #define R600_PA_SC_ENHANCE 0x8bf0
1563 # define R600_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0)
1564 # define R600_FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12)
1565 #define R600_PA_SC_CLIPRECT_RULE 0x2820c
1566 #define R700_PA_SC_EDGERULE 0x28230
1567 #define R600_PA_SC_LINE_STIPPLE 0x28a0c
1568 #define R600_PA_SC_MODE_CNTL 0x28a4c
1569 #define R600_PA_SC_AA_CONFIG 0x28c04
1570
1571 #define R600_SX_EXPORT_BUFFER_SIZES 0x900c
1572 # define R600_COLOR_BUFFER_SIZE(x) ((x) << 0)
1573 # define R600_POSITION_BUFFER_SIZE(x) ((x) << 8)
1574 # define R600_SMX_BUFFER_SIZE(x) ((x) << 16)
1575 #define R600_SX_DEBUG_1 0x9054
1576 # define R600_SMX_EVENT_RELEASE (1 << 0)
1577 # define R600_ENABLE_NEW_SMX_ADDRESS (1 << 16)
1578 #define R700_SX_DEBUG_1 0x9058
1579 # define R700_ENABLE_NEW_SMX_ADDRESS (1 << 16)
1580 #define R600_SX_MISC 0x28350
1581
1582 #define R600_DB_DEBUG 0x9830
1583 # define R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31)
1584 #define R600_DB_WATERMARKS 0x9838
1585 # define R600_DEPTH_FREE(x) ((x) << 0)
1586 # define R600_DEPTH_FLUSH(x) ((x) << 5)
1587 # define R600_DEPTH_PENDING_FREE(x) ((x) << 15)
1588 # define R600_DEPTH_CACHELINE_FREE(x) ((x) << 20)
1589 #define R700_DB_DEBUG3 0x98b0
1590 # define R700_DB_CLK_OFF_DELAY(x) ((x) << 11)
1591 #define RV700_DB_DEBUG4 0x9b8c
1592 # define RV700_DISABLE_TILE_COVERED_FOR_PS_ITER (1 << 6)
1593
1594 #define R600_VGT_CACHE_INVALIDATION 0x88c4
1595 # define R600_CACHE_INVALIDATION(x) ((x) << 0)
1596 # define R600_VC_ONLY 0
1597 # define R600_TC_ONLY 1
1598 # define R600_VC_AND_TC 2
1599 # define R700_AUTO_INVLD_EN(x) ((x) << 6)
1600 # define R700_NO_AUTO 0
1601 # define R700_ES_AUTO 1
1602 # define R700_GS_AUTO 2
1603 # define R700_ES_AND_GS_AUTO 3
1604 #define R600_VGT_GS_PER_ES 0x88c8
1605 #define R600_VGT_ES_PER_GS 0x88cc
1606 #define R600_VGT_GS_PER_VS 0x88e8
1607 #define R600_VGT_GS_VERTEX_REUSE 0x88d4
1608 #define R600_VGT_NUM_INSTANCES 0x8974
1609 #define R600_VGT_STRMOUT_EN 0x28ab0
1610 #define R600_VGT_EVENT_INITIATOR 0x28a90
1611 # define R600_CACHE_FLUSH_AND_INV_EVENT (0x16 << 0)
1612 #define R600_VGT_VERTEX_REUSE_BLOCK_CNTL 0x28c58
1613 # define R600_VTX_REUSE_DEPTH_MASK 0xff
1614 #define R600_VGT_OUT_DEALLOC_CNTL 0x28c5c
1615 # define R600_DEALLOC_DIST_MASK 0x7f
1616
1617 #define R600_CB_COLOR0_BASE 0x28040
1618 #define R600_CB_COLOR1_BASE 0x28044
1619 #define R600_CB_COLOR2_BASE 0x28048
1620 #define R600_CB_COLOR3_BASE 0x2804c
1621 #define R600_CB_COLOR4_BASE 0x28050
1622 #define R600_CB_COLOR5_BASE 0x28054
1623 #define R600_CB_COLOR6_BASE 0x28058
1624 #define R600_CB_COLOR7_BASE 0x2805c
1625 #define R600_CB_COLOR7_FRAG 0x280fc
1626
1627 #define R600_CB_COLOR0_SIZE 0x28060
1628 #define R600_CB_COLOR0_VIEW 0x28080
1629 #define R600_CB_COLOR0_INFO 0x280a0
1630 #define R600_CB_COLOR0_TILE 0x280c0
1631 #define R600_CB_COLOR0_FRAG 0x280e0
1632 #define R600_CB_COLOR0_MASK 0x28100
1633
1634 #define AVIVO_D1MODE_VLINE_START_END 0x6538
1635 #define AVIVO_D2MODE_VLINE_START_END 0x6d38
1636 #define R600_CP_COHER_BASE 0x85f8
1637 #define R600_DB_DEPTH_BASE 0x2800c
1638 #define R600_SQ_PGM_START_FS 0x28894
1639 #define R600_SQ_PGM_START_ES 0x28880
1640 #define R600_SQ_PGM_START_VS 0x28858
1641 #define R600_SQ_PGM_RESOURCES_VS 0x28868
1642 #define R600_SQ_PGM_CF_OFFSET_VS 0x288d0
1643 #define R600_SQ_PGM_START_GS 0x2886c
1644 #define R600_SQ_PGM_START_PS 0x28840
1645 #define R600_SQ_PGM_RESOURCES_PS 0x28850
1646 #define R600_SQ_PGM_EXPORTS_PS 0x28854
1647 #define R600_SQ_PGM_CF_OFFSET_PS 0x288cc
1648 #define R600_VGT_DMA_BASE 0x287e8
1649 #define R600_VGT_DMA_BASE_HI 0x287e4
1650 #define R600_VGT_STRMOUT_BASE_OFFSET_0 0x28b10
1651 #define R600_VGT_STRMOUT_BASE_OFFSET_1 0x28b14
1652 #define R600_VGT_STRMOUT_BASE_OFFSET_2 0x28b18
1653 #define R600_VGT_STRMOUT_BASE_OFFSET_3 0x28b1c
1654 #define R600_VGT_STRMOUT_BASE_OFFSET_HI_0 0x28b44
1655 #define R600_VGT_STRMOUT_BASE_OFFSET_HI_1 0x28b48
1656 #define R600_VGT_STRMOUT_BASE_OFFSET_HI_2 0x28b4c
1657 #define R600_VGT_STRMOUT_BASE_OFFSET_HI_3 0x28b50
1658 #define R600_VGT_STRMOUT_BUFFER_BASE_0 0x28ad8
1659 #define R600_VGT_STRMOUT_BUFFER_BASE_1 0x28ae8
1660 #define R600_VGT_STRMOUT_BUFFER_BASE_2 0x28af8
1661 #define R600_VGT_STRMOUT_BUFFER_BASE_3 0x28b08
1662 #define R600_VGT_STRMOUT_BUFFER_OFFSET_0 0x28adc
1663 #define R600_VGT_STRMOUT_BUFFER_OFFSET_1 0x28aec
1664 #define R600_VGT_STRMOUT_BUFFER_OFFSET_2 0x28afc
1665 #define R600_VGT_STRMOUT_BUFFER_OFFSET_3 0x28b0c
1666
1667 #define R600_VGT_PRIMITIVE_TYPE 0x8958
1668
1669 #define R600_PA_SC_SCREEN_SCISSOR_TL 0x28030
1670 #define R600_PA_SC_GENERIC_SCISSOR_TL 0x28240
1671 #define R600_PA_SC_WINDOW_SCISSOR_TL 0x28204
1672
1673 #define R600_TC_CNTL 0x9608
1674 # define R600_TC_L2_SIZE(x) ((x) << 5)
1675 # define R600_L2_DISABLE_LATE_HIT (1 << 9)
1676
1677 #define R600_ARB_POP 0x2418
1678 # define R600_ENABLE_TC128 (1 << 30)
1679 #define R600_ARB_GDEC_RD_CNTL 0x246c
1680
1681 #define R600_TA_CNTL_AUX 0x9508
1682 # define R600_DISABLE_CUBE_WRAP (1 << 0)
1683 # define R600_DISABLE_CUBE_ANISO (1 << 1)
1684 # define R700_GETLOD_SELECT(x) ((x) << 2)
1685 # define R600_SYNC_GRADIENT (1 << 24)
1686 # define R600_SYNC_WALKER (1 << 25)
1687 # define R600_SYNC_ALIGNER (1 << 26)
1688 # define R600_BILINEAR_PRECISION_6_BIT (0 << 31)
1689 # define R600_BILINEAR_PRECISION_8_BIT (1 << 31)
1690
1691 #define R700_TCP_CNTL 0x9610
1692
1693 #define R600_SMX_DC_CTL0 0xa020
1694 # define R700_USE_HASH_FUNCTION (1 << 0)
1695 # define R700_CACHE_DEPTH(x) ((x) << 1)
1696 # define R700_FLUSH_ALL_ON_EVENT (1 << 10)
1697 # define R700_STALL_ON_EVENT (1 << 11)
1698 #define R700_SMX_EVENT_CTL 0xa02c
1699 # define R700_ES_FLUSH_CTL(x) ((x) << 0)
1700 # define R700_GS_FLUSH_CTL(x) ((x) << 3)
1701 # define R700_ACK_FLUSH_CTL(x) ((x) << 6)
1702 # define R700_SYNC_FLUSH_CTL (1 << 8)
1703
1704 #define R600_SQ_CONFIG 0x8c00
1705 # define R600_VC_ENABLE (1 << 0)
1706 # define R600_EXPORT_SRC_C (1 << 1)
1707 # define R600_DX9_CONSTS (1 << 2)
1708 # define R600_ALU_INST_PREFER_VECTOR (1 << 3)
1709 # define R600_DX10_CLAMP (1 << 4)
1710 # define R600_CLAUSE_SEQ_PRIO(x) ((x) << 8)
1711 # define R600_PS_PRIO(x) ((x) << 24)
1712 # define R600_VS_PRIO(x) ((x) << 26)
1713 # define R600_GS_PRIO(x) ((x) << 28)
1714 # define R600_ES_PRIO(x) ((x) << 30)
1715 #define R600_SQ_GPR_RESOURCE_MGMT_1 0x8c04
1716 # define R600_NUM_PS_GPRS(x) ((x) << 0)
1717 # define R600_NUM_VS_GPRS(x) ((x) << 16)
1718 # define R700_DYN_GPR_ENABLE (1 << 27)
1719 # define R600_NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)
1720 #define R600_SQ_GPR_RESOURCE_MGMT_2 0x8c08
1721 # define R600_NUM_GS_GPRS(x) ((x) << 0)
1722 # define R600_NUM_ES_GPRS(x) ((x) << 16)
1723 #define R600_SQ_THREAD_RESOURCE_MGMT 0x8c0c
1724 # define R600_NUM_PS_THREADS(x) ((x) << 0)
1725 # define R600_NUM_VS_THREADS(x) ((x) << 8)
1726 # define R600_NUM_GS_THREADS(x) ((x) << 16)
1727 # define R600_NUM_ES_THREADS(x) ((x) << 24)
1728 #define R600_SQ_STACK_RESOURCE_MGMT_1 0x8c10
1729 # define R600_NUM_PS_STACK_ENTRIES(x) ((x) << 0)
1730 # define R600_NUM_VS_STACK_ENTRIES(x) ((x) << 16)
1731 #define R600_SQ_STACK_RESOURCE_MGMT_2 0x8c14
1732 # define R600_NUM_GS_STACK_ENTRIES(x) ((x) << 0)
1733 # define R600_NUM_ES_STACK_ENTRIES(x) ((x) << 16)
1734 #define R600_SQ_MS_FIFO_SIZES 0x8cf0
1735 # define R600_CACHE_FIFO_SIZE(x) ((x) << 0)
1736 # define R600_FETCH_FIFO_HIWATER(x) ((x) << 8)
1737 # define R600_DONE_FIFO_HIWATER(x) ((x) << 16)
1738 # define R600_ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)
1739 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_0 0x8db0
1740 # define R700_SIMDA_RING0(x) ((x) << 0)
1741 # define R700_SIMDA_RING1(x) ((x) << 8)
1742 # define R700_SIMDB_RING0(x) ((x) << 16)
1743 # define R700_SIMDB_RING1(x) ((x) << 24)
1744 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_1 0x8db4
1745 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_2 0x8db8
1746 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_3 0x8dbc
1747 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_4 0x8dc0
1748 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_5 0x8dc4
1749 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_6 0x8dc8
1750 #define R700_SQ_DYN_GPR_SIZE_SIMD_AB_7 0x8dcc
1751
1752 #define R600_SPI_PS_IN_CONTROL_0 0x286cc
1753 # define R600_NUM_INTERP(x) ((x) << 0)
1754 # define R600_POSITION_ENA (1 << 8)
1755 # define R600_POSITION_CENTROID (1 << 9)
1756 # define R600_POSITION_ADDR(x) ((x) << 10)
1757 # define R600_PARAM_GEN(x) ((x) << 15)
1758 # define R600_PARAM_GEN_ADDR(x) ((x) << 19)
1759 # define R600_BARYC_SAMPLE_CNTL(x) ((x) << 26)
1760 # define R600_PERSP_GRADIENT_ENA (1 << 28)
1761 # define R600_LINEAR_GRADIENT_ENA (1 << 29)
1762 # define R600_POSITION_SAMPLE (1 << 30)
1763 # define R600_BARYC_AT_SAMPLE_ENA (1 << 31)
1764 #define R600_SPI_PS_IN_CONTROL_1 0x286d0
1765 # define R600_GEN_INDEX_PIX (1 << 0)
1766 # define R600_GEN_INDEX_PIX_ADDR(x) ((x) << 1)
1767 # define R600_FRONT_FACE_ENA (1 << 8)
1768 # define R600_FRONT_FACE_CHAN(x) ((x) << 9)
1769 # define R600_FRONT_FACE_ALL_BITS (1 << 11)
1770 # define R600_FRONT_FACE_ADDR(x) ((x) << 12)
1771 # define R600_FOG_ADDR(x) ((x) << 17)
1772 # define R600_FIXED_PT_POSITION_ENA (1 << 24)
1773 # define R600_FIXED_PT_POSITION_ADDR(x) ((x) << 25)
1774 # define R700_POSITION_ULC (1 << 30)
1775 #define R600_SPI_INPUT_Z 0x286d8
1776
1777 #define R600_SPI_CONFIG_CNTL 0x9100
1778 # define R600_GPR_WRITE_PRIORITY(x) ((x) << 0)
1779 # define R600_DISABLE_INTERP_1 (1 << 5)
1780 #define R600_SPI_CONFIG_CNTL_1 0x913c
1781 # define R600_VTX_DONE_DELAY(x) ((x) << 0)
1782 # define R600_INTERP_ONE_PRIM_PER_ROW (1 << 4)
1783
1784 #define R600_GB_TILING_CONFIG 0x98f0
1785 # define R600_PIPE_TILING(x) ((x) << 1)
1786 # define R600_BANK_TILING(x) ((x) << 4)
1787 # define R600_GROUP_SIZE(x) ((x) << 6)
1788 # define R600_ROW_TILING(x) ((x) << 8)
1789 # define R600_BANK_SWAPS(x) ((x) << 11)
1790 # define R600_SAMPLE_SPLIT(x) ((x) << 14)
1791 # define R600_BACKEND_MAP(x) ((x) << 16)
1792 #define R600_DCP_TILING_CONFIG 0x6ca0
1793 #define R600_HDP_TILING_CONFIG 0x2f3c
1794
1795 #define R600_CC_RB_BACKEND_DISABLE 0x98f4
1796 #define R700_CC_SYS_RB_BACKEND_DISABLE 0x3f88
1797 # define R600_BACKEND_DISABLE(x) ((x) << 16)
1798
1799 #define R600_CC_GC_SHADER_PIPE_CONFIG 0x8950
1800 #define R600_GC_USER_SHADER_PIPE_CONFIG 0x8954
1801 # define R600_INACTIVE_QD_PIPES(x) ((x) << 8)
1802 # define R600_INACTIVE_QD_PIPES_MASK (0xff << 8)
1803 # define R600_INACTIVE_SIMDS(x) ((x) << 16)
1804 # define R600_INACTIVE_SIMDS_MASK (0xff << 16)
1805
1806 #define R700_CGTS_SYS_TCC_DISABLE 0x3f90
1807 #define R700_CGTS_USER_SYS_TCC_DISABLE 0x3f94
1808 #define R700_CGTS_TCC_DISABLE 0x9148
1809 #define R700_CGTS_USER_TCC_DISABLE 0x914c
1810
1811 /* Constants */
1812 #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
1813
1814 #define RADEON_LAST_FRAME_REG RADEON_SCRATCH_REG0
1815 #define RADEON_LAST_DISPATCH_REG RADEON_SCRATCH_REG1
1816 #define RADEON_LAST_CLEAR_REG RADEON_SCRATCH_REG2
1817 #define RADEON_LAST_SWI_REG RADEON_SCRATCH_REG3
1818 #define RADEON_LAST_DISPATCH 1
1819
1820 #define R600_LAST_FRAME_REG R600_SCRATCH_REG0
1821 #define R600_LAST_DISPATCH_REG R600_SCRATCH_REG1
1822 #define R600_LAST_CLEAR_REG R600_SCRATCH_REG2
1823 #define R600_LAST_SWI_REG R600_SCRATCH_REG3
1824
1825 #define RADEON_MAX_VB_AGE 0x7fffffff
1826 #define RADEON_MAX_VB_VERTS (0xffff)
1827
1828 #define RADEON_RING_HIGH_MARK 128
1829
1830 #define RADEON_PCIGART_TABLE_SIZE (32*1024)
1831
1832 #define RADEON_READ(reg) DRM_READ32( dev_priv->mmio, (reg) )
1833 #define RADEON_WRITE(reg, val) \
1834 do { \
1835 if (reg < 0x10000) { \
1836 DRM_WRITE32(dev_priv->mmio, (reg), (val)); \
1837 } else { \
1838 DRM_WRITE32(dev_priv->mmio, RADEON_MM_INDEX, (reg)); \
1839 DRM_WRITE32(dev_priv->mmio, RADEON_MM_DATA, (val)); \
1840 } \
1841 } while (0)
1842 #define RADEON_READ8(reg) DRM_READ8( dev_priv->mmio, (reg) )
1843 #define RADEON_WRITE8(reg,val) DRM_WRITE8( dev_priv->mmio, (reg), (val) )
1844
1845 #define RADEON_WRITE_PLL(addr, val) \
1846 do { \
1847 RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX, \
1848 ((addr) & 0x1f) | RADEON_PLL_WR_EN ); \
1849 RADEON_WRITE(RADEON_CLOCK_CNTL_DATA, (val)); \
1850 } while (0)
1851
1852 #define RADEON_WRITE_PCIE(addr, val) \
1853 do { \
1854 RADEON_WRITE8(RADEON_PCIE_INDEX, \
1855 ((addr) & 0xff)); \
1856 RADEON_WRITE(RADEON_PCIE_DATA, (val)); \
1857 } while (0)
1858
1859 #define R500_WRITE_MCIND(addr, val) \
1860 do { \
1861 RADEON_WRITE(R520_MC_IND_INDEX, 0xff0000 | ((addr) & 0xff)); \
1862 RADEON_WRITE(R520_MC_IND_DATA, (val)); \
1863 RADEON_WRITE(R520_MC_IND_INDEX, 0); \
1864 } while (0)
1865
1866 #define RS480_WRITE_MCIND(addr, val) \
1867 do { \
1868 RADEON_WRITE(RS480_NB_MC_INDEX, \
1869 ((addr) & 0xff) | RS480_NB_MC_IND_WR_EN); \
1870 RADEON_WRITE(RS480_NB_MC_DATA, (val)); \
1871 RADEON_WRITE(RS480_NB_MC_INDEX, 0xff); \
1872 } while (0)
1873
1874 #define RS690_WRITE_MCIND(addr, val) \
1875 do { \
1876 RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_EN | ((addr) & RS690_MC_INDEX_MASK)); \
1877 RADEON_WRITE(RS690_MC_DATA, val); \
1878 RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_ACK); \
1879 } while (0)
1880
1881 #define RS600_WRITE_MCIND(addr, val) \
1882 do { \
1883 RADEON_WRITE(RS600_MC_INDEX, RS600_MC_IND_WR_EN | RS600_MC_IND_CITF_ARB0 | ((addr) & RS600_MC_ADDR_MASK)); \
1884 RADEON_WRITE(RS600_MC_DATA, val); \
1885 } while (0)
1886
1887 #define IGP_WRITE_MCIND(addr, val) \
1888 do { \
1889 if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS690) || \
1890 ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS740)) \
1891 RS690_WRITE_MCIND(addr, val); \
1892 else if ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS600) \
1893 RS600_WRITE_MCIND(addr, val); \
1894 else \
1895 RS480_WRITE_MCIND(addr, val); \
1896 } while (0)
1897
1898 #define CP_PACKET0( reg, n ) \
1899 (RADEON_CP_PACKET0 | ((n) << 16) | ((reg) >> 2))
1900 #define CP_PACKET0_TABLE( reg, n ) \
1901 (RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) << 16) | ((reg) >> 2))
1902 #define CP_PACKET1( reg0, reg1 ) \
1903 (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2))
1904 #define CP_PACKET2() \
1905 (RADEON_CP_PACKET2)
1906 #define CP_PACKET3( pkt, n ) \
1907 (RADEON_CP_PACKET3 | (pkt) | ((n) << 16))
1908
1909 /* ================================================================
1910 * Engine control helper macros
1911 */
1912
1913 #define RADEON_WAIT_UNTIL_2D_IDLE() do { \
1914 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1915 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1916 RADEON_WAIT_HOST_IDLECLEAN) ); \
1917 } while (0)
1918
1919 #define RADEON_WAIT_UNTIL_3D_IDLE() do { \
1920 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1921 OUT_RING( (RADEON_WAIT_3D_IDLECLEAN | \
1922 RADEON_WAIT_HOST_IDLECLEAN) ); \
1923 } while (0)
1924
1925 #define RADEON_WAIT_UNTIL_IDLE() do { \
1926 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1927 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
1928 RADEON_WAIT_3D_IDLECLEAN | \
1929 RADEON_WAIT_HOST_IDLECLEAN) ); \
1930 } while (0)
1931
1932 #define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do { \
1933 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
1934 OUT_RING( RADEON_WAIT_CRTC_PFLIP ); \
1935 } while (0)
1936
1937 #define RADEON_FLUSH_CACHE() do { \
1938 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1939 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1940 OUT_RING(RADEON_RB3D_DC_FLUSH); \
1941 } else { \
1942 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1943 OUT_RING(R300_RB3D_DC_FLUSH); \
1944 } \
1945 } while (0)
1946
1947 #define RADEON_PURGE_CACHE() do { \
1948 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1949 OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \
1950 OUT_RING(RADEON_RB3D_DC_FLUSH | RADEON_RB3D_DC_FREE); \
1951 } else { \
1952 OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \
1953 OUT_RING(R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE); \
1954 } \
1955 } while (0)
1956
1957 #define RADEON_FLUSH_ZCACHE() do { \
1958 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1959 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1960 OUT_RING(RADEON_RB3D_ZC_FLUSH); \
1961 } else { \
1962 OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \
1963 OUT_RING(R300_ZC_FLUSH); \
1964 } \
1965 } while (0)
1966
1967 #define RADEON_PURGE_ZCACHE() do { \
1968 if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \
1969 OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \
1970 OUT_RING(RADEON_RB3D_ZC_FLUSH | RADEON_RB3D_ZC_FREE); \
1971 } else { \
1972 OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \
1973 OUT_RING(R300_ZC_FLUSH | R300_ZC_FREE); \
1974 } \
1975 } while (0)
1976
1977 /* ================================================================
1978 * Misc helper macros
1979 */
1980
1981 /* Perfbox functionality only.
1982 */
1983 #define RING_SPACE_TEST_WITH_RETURN( dev_priv ) \
1984 do { \
1985 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \
1986 u32 head = GET_RING_HEAD( dev_priv ); \
1987 if (head == dev_priv->ring.tail) \
1988 dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \
1989 } \
1990 } while (0)
1991
1992 #define VB_AGE_TEST_WITH_RETURN( dev_priv ) \
1993 do { \
1994 struct drm_radeon_master_private *master_priv = file_priv->master->driver_priv; \
1995 drm_radeon_sarea_t *sarea_priv = master_priv->sarea_priv; \
1996 if ( sarea_priv->last_dispatch >= RADEON_MAX_VB_AGE ) { \
1997 int __ret; \
1998 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600) \
1999 __ret = r600_do_cp_idle(dev_priv); \
2000 else \
2001 __ret = radeon_do_cp_idle(dev_priv); \
2002 if ( __ret ) return __ret; \
2003 sarea_priv->last_dispatch = 0; \
2004 radeon_freelist_reset( dev ); \
2005 } \
2006 } while (0)
2007
2008 #define RADEON_DISPATCH_AGE( age ) do { \
2009 OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) ); \
2010 OUT_RING( age ); \
2011 } while (0)
2012
2013 #define RADEON_FRAME_AGE( age ) do { \
2014 OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) ); \
2015 OUT_RING( age ); \
2016 } while (0)
2017
2018 #define RADEON_CLEAR_AGE( age ) do { \
2019 OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) ); \
2020 OUT_RING( age ); \
2021 } while (0)
2022
2023 #define R600_DISPATCH_AGE(age) do { \
2024 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
2025 OUT_RING((R600_LAST_DISPATCH_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
2026 OUT_RING(age); \
2027 } while (0)
2028
2029 #define R600_FRAME_AGE(age) do { \
2030 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
2031 OUT_RING((R600_LAST_FRAME_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
2032 OUT_RING(age); \
2033 } while (0)
2034
2035 #define R600_CLEAR_AGE(age) do { \
2036 OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \
2037 OUT_RING((R600_LAST_CLEAR_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \
2038 OUT_RING(age); \
2039 } while (0)
2040
2041 /* ================================================================
2042 * Ring control
2043 */
2044
2045 #define RADEON_VERBOSE 0
2046
2047 #define RING_LOCALS int write, _nr, _align_nr; unsigned int mask; u32 *ring;
2048
2049 #define RADEON_RING_ALIGN 16
2050
2051 #define BEGIN_RING( n ) do { \
2052 if ( RADEON_VERBOSE ) { \
2053 DRM_INFO( "BEGIN_RING( %d )\n", (n)); \
2054 } \
2055 _align_nr = RADEON_RING_ALIGN - ((dev_priv->ring.tail + n) & (RADEON_RING_ALIGN-1)); \
2056 _align_nr += n; \
2057 if (dev_priv->ring.space <= (_align_nr * sizeof(u32))) { \
2058 COMMIT_RING(); \
2059 radeon_wait_ring( dev_priv, _align_nr * sizeof(u32)); \
2060 } \
2061 _nr = n; dev_priv->ring.space -= (n) * sizeof(u32); \
2062 ring = dev_priv->ring.start; \
2063 write = dev_priv->ring.tail; \
2064 mask = dev_priv->ring.tail_mask; \
2065 } while (0)
2066
2067 #define ADVANCE_RING() do { \
2068 if ( RADEON_VERBOSE ) { \
2069 DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n", \
2070 write, dev_priv->ring.tail ); \
2071 } \
2072 if (((dev_priv->ring.tail + _nr) & mask) != write) { \
2073 DRM_ERROR( \
2074 "ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n", \
2075 ((dev_priv->ring.tail + _nr) & mask), \
2076 write, __LINE__); \
2077 } else \
2078 dev_priv->ring.tail = write; \
2079 } while (0)
2080
2081 extern void radeon_commit_ring(drm_radeon_private_t *dev_priv);
2082
2083 #define COMMIT_RING() do { \
2084 radeon_commit_ring(dev_priv); \
2085 } while(0)
2086
2087 #define OUT_RING( x ) do { \
2088 if ( RADEON_VERBOSE ) { \
2089 DRM_INFO( " OUT_RING( 0x%08x ) at 0x%x\n", \
2090 (unsigned int)(x), write ); \
2091 } \
2092 ring[write++] = (x); \
2093 write &= mask; \
2094 } while (0)
2095
2096 #define OUT_RING_REG( reg, val ) do { \
2097 OUT_RING( CP_PACKET0( reg, 0 ) ); \
2098 OUT_RING( val ); \
2099 } while (0)
2100
2101 #define OUT_RING_TABLE( tab, sz ) do { \
2102 int _size = (sz); \
2103 int *_tab = (int *)(tab); \
2104 \
2105 if (write + _size > mask) { \
2106 int _i = (mask+1) - write; \
2107 _size -= _i; \
2108 while (_i > 0 ) { \
2109 *(int *)(ring + write) = *_tab++; \
2110 write++; \
2111 _i--; \
2112 } \
2113 write = 0; \
2114 _tab += _i; \
2115 } \
2116 while (_size > 0) { \
2117 *(ring + write) = *_tab++; \
2118 write++; \
2119 _size--; \
2120 } \
2121 write &= mask; \
2122 } while (0)
2123
2124 #endif /* __RADEON_DRV_H__ */
Linux kernel - Deliverables
This page took 0.079774 seconds and 5 git commands to generate.