2 * Copyright 2012 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
28 #include "cypress_dpm.h"
31 #define SUMO_MAX_DEEPSLEEP_DIVIDER_ID 5
32 #define SUMO_MINIMUM_ENGINE_CLOCK 800
33 #define BOOST_DPM_LEVEL 7
35 static const u32 sumo_utc
[SUMO_PM_NUMBER_OF_TC
] =
54 static const u32 sumo_dtc
[SUMO_PM_NUMBER_OF_TC
] =
73 struct sumo_ps
*sumo_get_ps(struct radeon_ps
*rps
)
75 struct sumo_ps
*ps
= rps
->ps_priv
;
80 struct sumo_power_info
*sumo_get_pi(struct radeon_device
*rdev
)
82 struct sumo_power_info
*pi
= rdev
->pm
.dpm
.priv
;
87 u32
sumo_get_xclk(struct radeon_device
*rdev
)
89 return rdev
->clock
.spll
.reference_freq
;
92 static void sumo_gfx_clockgating_enable(struct radeon_device
*rdev
, bool enable
)
95 WREG32_P(SCLK_PWRMGT_CNTL
, DYN_GFX_CLK_OFF_EN
, ~DYN_GFX_CLK_OFF_EN
);
97 WREG32_P(SCLK_PWRMGT_CNTL
, 0, ~DYN_GFX_CLK_OFF_EN
);
98 WREG32_P(SCLK_PWRMGT_CNTL
, GFX_CLK_FORCE_ON
, ~GFX_CLK_FORCE_ON
);
99 WREG32_P(SCLK_PWRMGT_CNTL
, 0, ~GFX_CLK_FORCE_ON
);
100 RREG32(GB_ADDR_CONFIG
);
104 #define CGCG_CGTT_LOCAL0_MASK 0xE5BFFFFF
105 #define CGCG_CGTT_LOCAL1_MASK 0xEFFF07FF
107 static void sumo_mg_clockgating_enable(struct radeon_device
*rdev
, bool enable
)
112 local0
= RREG32(CG_CGTT_LOCAL_0
);
113 local1
= RREG32(CG_CGTT_LOCAL_1
);
116 WREG32(CG_CGTT_LOCAL_0
, (0 & CGCG_CGTT_LOCAL0_MASK
) | (local0
& ~CGCG_CGTT_LOCAL0_MASK
) );
117 WREG32(CG_CGTT_LOCAL_1
, (0 & CGCG_CGTT_LOCAL1_MASK
) | (local1
& ~CGCG_CGTT_LOCAL1_MASK
) );
119 WREG32(CG_CGTT_LOCAL_0
, (0xFFFFFFFF & CGCG_CGTT_LOCAL0_MASK
) | (local0
& ~CGCG_CGTT_LOCAL0_MASK
) );
120 WREG32(CG_CGTT_LOCAL_1
, (0xFFFFCFFF & CGCG_CGTT_LOCAL1_MASK
) | (local1
& ~CGCG_CGTT_LOCAL1_MASK
) );
124 static void sumo_program_git(struct radeon_device
*rdev
)
127 u32 xclk
= sumo_get_xclk(rdev
);
129 r600_calculate_u_and_p(SUMO_GICST_DFLT
,
132 WREG32_P(CG_GIT
, CG_GICST(p
), ~CG_GICST_MASK
);
135 static void sumo_program_grsd(struct radeon_device
*rdev
)
138 u32 xclk
= sumo_get_xclk(rdev
);
139 u32 grs
= 256 * 25 / 100;
141 r600_calculate_u_and_p(1, xclk
, 14, &p
, &u
);
143 WREG32(CG_GCOOR
, PHC(grs
) | SDC(p
) | SU(u
));
146 void sumo_gfx_clockgating_initialize(struct radeon_device
*rdev
)
148 sumo_program_git(rdev
);
149 sumo_program_grsd(rdev
);
152 static void sumo_gfx_powergating_initialize(struct radeon_device
*rdev
)
154 u32 rcu_pwr_gating_cntl
;
158 u32 xclk
= sumo_get_xclk(rdev
);
160 if (rdev
->family
== CHIP_PALM
) {
165 p_p
= 50 + 1000/200 + 6 * 32;
174 WREG32(CG_SCRATCH2
, 0x01B60A17);
176 r600_calculate_u_and_p(SUMO_GFXPOWERGATINGT_DFLT
,
179 WREG32_P(CG_PWR_GATING_CNTL
, PGP(p
) | PGU(u
),
180 ~(PGP_MASK
| PGU_MASK
));
182 r600_calculate_u_and_p(SUMO_VOLTAGEDROPT_DFLT
,
185 WREG32_P(CG_CG_VOLTAGE_CNTL
, PGP(p
) | PGU(u
),
186 ~(PGP_MASK
| PGU_MASK
));
188 if (rdev
->family
== CHIP_PALM
) {
189 WREG32_RCU(RCU_PWR_GATING_SEQ0
, 0x10103210);
190 WREG32_RCU(RCU_PWR_GATING_SEQ1
, 0x10101010);
192 WREG32_RCU(RCU_PWR_GATING_SEQ0
, 0x76543210);
193 WREG32_RCU(RCU_PWR_GATING_SEQ1
, 0xFEDCBA98);
196 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL
);
197 rcu_pwr_gating_cntl
&=
198 ~(RSVD_MASK
| PCV_MASK
| PGS_MASK
);
199 rcu_pwr_gating_cntl
|= PCV(p_c
) | PGS(1) | PWR_GATING_EN
;
200 if (rdev
->family
== CHIP_PALM
) {
201 rcu_pwr_gating_cntl
&= ~PCP_MASK
;
202 rcu_pwr_gating_cntl
|= PCP(0x77);
204 WREG32_RCU(RCU_PWR_GATING_CNTL
, rcu_pwr_gating_cntl
);
206 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_2
);
207 rcu_pwr_gating_cntl
&= ~(MPPU_MASK
| MPPD_MASK
);
208 rcu_pwr_gating_cntl
|= MPPU(p_p
) | MPPD(50);
209 WREG32_RCU(RCU_PWR_GATING_CNTL_2
, rcu_pwr_gating_cntl
);
211 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_3
);
212 rcu_pwr_gating_cntl
&= ~(DPPU_MASK
| DPPD_MASK
);
213 rcu_pwr_gating_cntl
|= DPPU(d_p
) | DPPD(50);
214 WREG32_RCU(RCU_PWR_GATING_CNTL_3
, rcu_pwr_gating_cntl
);
216 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_4
);
217 rcu_pwr_gating_cntl
&= ~(RT_MASK
| IT_MASK
);
218 rcu_pwr_gating_cntl
|= RT(r_t
) | IT(i_t
);
219 WREG32_RCU(RCU_PWR_GATING_CNTL_4
, rcu_pwr_gating_cntl
);
221 if (rdev
->family
== CHIP_PALM
)
222 WREG32_RCU(RCU_PWR_GATING_CNTL_5
, 0xA02);
224 sumo_smu_pg_init(rdev
);
226 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL
);
227 rcu_pwr_gating_cntl
&=
228 ~(RSVD_MASK
| PCV_MASK
| PGS_MASK
);
229 rcu_pwr_gating_cntl
|= PCV(p_c
) | PGS(4) | PWR_GATING_EN
;
230 if (rdev
->family
== CHIP_PALM
) {
231 rcu_pwr_gating_cntl
&= ~PCP_MASK
;
232 rcu_pwr_gating_cntl
|= PCP(0x77);
234 WREG32_RCU(RCU_PWR_GATING_CNTL
, rcu_pwr_gating_cntl
);
236 if (rdev
->family
== CHIP_PALM
) {
237 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_2
);
238 rcu_pwr_gating_cntl
&= ~(MPPU_MASK
| MPPD_MASK
);
239 rcu_pwr_gating_cntl
|= MPPU(113) | MPPD(50);
240 WREG32_RCU(RCU_PWR_GATING_CNTL_2
, rcu_pwr_gating_cntl
);
242 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_3
);
243 rcu_pwr_gating_cntl
&= ~(DPPU_MASK
| DPPD_MASK
);
244 rcu_pwr_gating_cntl
|= DPPU(16) | DPPD(50);
245 WREG32_RCU(RCU_PWR_GATING_CNTL_3
, rcu_pwr_gating_cntl
);
248 sumo_smu_pg_init(rdev
);
250 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL
);
251 rcu_pwr_gating_cntl
&=
252 ~(RSVD_MASK
| PCV_MASK
| PGS_MASK
);
253 rcu_pwr_gating_cntl
|= PGS(5) | PWR_GATING_EN
;
255 if (rdev
->family
== CHIP_PALM
) {
256 rcu_pwr_gating_cntl
|= PCV(4);
257 rcu_pwr_gating_cntl
&= ~PCP_MASK
;
258 rcu_pwr_gating_cntl
|= PCP(0x77);
260 rcu_pwr_gating_cntl
|= PCV(11);
261 WREG32_RCU(RCU_PWR_GATING_CNTL
, rcu_pwr_gating_cntl
);
263 if (rdev
->family
== CHIP_PALM
) {
264 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_2
);
265 rcu_pwr_gating_cntl
&= ~(MPPU_MASK
| MPPD_MASK
);
266 rcu_pwr_gating_cntl
|= MPPU(113) | MPPD(50);
267 WREG32_RCU(RCU_PWR_GATING_CNTL_2
, rcu_pwr_gating_cntl
);
269 rcu_pwr_gating_cntl
= RREG32_RCU(RCU_PWR_GATING_CNTL_3
);
270 rcu_pwr_gating_cntl
&= ~(DPPU_MASK
| DPPD_MASK
);
271 rcu_pwr_gating_cntl
|= DPPU(22) | DPPD(50);
272 WREG32_RCU(RCU_PWR_GATING_CNTL_3
, rcu_pwr_gating_cntl
);
275 sumo_smu_pg_init(rdev
);
278 static void sumo_gfx_powergating_enable(struct radeon_device
*rdev
, bool enable
)
281 WREG32_P(CG_PWR_GATING_CNTL
, DYN_PWR_DOWN_EN
, ~DYN_PWR_DOWN_EN
);
283 WREG32_P(CG_PWR_GATING_CNTL
, 0, ~DYN_PWR_DOWN_EN
);
284 RREG32(GB_ADDR_CONFIG
);
288 static int sumo_enable_clock_power_gating(struct radeon_device
*rdev
)
290 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
292 if (pi
->enable_gfx_clock_gating
)
293 sumo_gfx_clockgating_initialize(rdev
);
294 if (pi
->enable_gfx_power_gating
)
295 sumo_gfx_powergating_initialize(rdev
);
296 if (pi
->enable_mg_clock_gating
)
297 sumo_mg_clockgating_enable(rdev
, true);
298 if (pi
->enable_gfx_clock_gating
)
299 sumo_gfx_clockgating_enable(rdev
, true);
300 if (pi
->enable_gfx_power_gating
)
301 sumo_gfx_powergating_enable(rdev
, true);
306 static void sumo_disable_clock_power_gating(struct radeon_device
*rdev
)
308 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
310 if (pi
->enable_gfx_clock_gating
)
311 sumo_gfx_clockgating_enable(rdev
, false);
312 if (pi
->enable_gfx_power_gating
)
313 sumo_gfx_powergating_enable(rdev
, false);
314 if (pi
->enable_mg_clock_gating
)
315 sumo_mg_clockgating_enable(rdev
, false);
318 static void sumo_calculate_bsp(struct radeon_device
*rdev
,
321 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
322 u32 xclk
= sumo_get_xclk(rdev
);
324 pi
->pasi
= 65535 * 100 / high_clk
;
325 pi
->asi
= 65535 * 100 / high_clk
;
327 r600_calculate_u_and_p(pi
->asi
,
328 xclk
, 16, &pi
->bsp
, &pi
->bsu
);
330 r600_calculate_u_and_p(pi
->pasi
,
331 xclk
, 16, &pi
->pbsp
, &pi
->pbsu
);
333 pi
->dsp
= BSP(pi
->bsp
) | BSU(pi
->bsu
);
334 pi
->psp
= BSP(pi
->pbsp
) | BSU(pi
->pbsu
);
337 static void sumo_init_bsp(struct radeon_device
*rdev
)
339 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
341 WREG32(CG_BSP_0
, pi
->psp
);
345 static void sumo_program_bsp(struct radeon_device
*rdev
)
347 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
348 struct sumo_ps
*ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
350 u32 highest_engine_clock
= ps
->levels
[ps
->num_levels
- 1].sclk
;
352 if (ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
)
353 highest_engine_clock
= pi
->boost_pl
.sclk
;
355 sumo_calculate_bsp(rdev
, highest_engine_clock
);
357 for (i
= 0; i
< ps
->num_levels
- 1; i
++)
358 WREG32(CG_BSP_0
+ (i
* 4), pi
->dsp
);
360 WREG32(CG_BSP_0
+ (i
* 4), pi
->psp
);
362 if (ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
)
363 WREG32(CG_BSP_0
+ (BOOST_DPM_LEVEL
* 4), pi
->psp
);
366 static void sumo_write_at(struct radeon_device
*rdev
,
367 u32 index
, u32 value
)
370 WREG32(CG_AT_0
, value
);
372 WREG32(CG_AT_1
, value
);
374 WREG32(CG_AT_2
, value
);
376 WREG32(CG_AT_3
, value
);
378 WREG32(CG_AT_4
, value
);
380 WREG32(CG_AT_5
, value
);
382 WREG32(CG_AT_6
, value
);
384 WREG32(CG_AT_7
, value
);
387 static void sumo_program_at(struct radeon_device
*rdev
)
389 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
390 struct sumo_ps
*ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
395 u32 r
[SUMO_MAX_HARDWARE_POWERLEVELS
];
396 u32 l
[SUMO_MAX_HARDWARE_POWERLEVELS
];
410 for (i
= 0; i
< ps
->num_levels
; i
++) {
411 asi
= (i
== ps
->num_levels
- 1) ? pi
->pasi
: pi
->asi
;
413 m_a
= asi
* ps
->levels
[i
].sclk
/ 100;
415 a_t
= CG_R(m_a
* r
[i
] / 100) | CG_L(m_a
* l
[i
] / 100);
417 sumo_write_at(rdev
, i
, a_t
);
420 if (ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
) {
423 m_a
= asi
* pi
->boost_pl
.sclk
/ 100;
425 a_t
= CG_R(m_a
* r
[ps
->num_levels
- 1] / 100) |
426 CG_L(m_a
* l
[ps
->num_levels
- 1] / 100);
428 sumo_write_at(rdev
, BOOST_DPM_LEVEL
, a_t
);
432 static void sumo_program_tp(struct radeon_device
*rdev
)
435 enum r600_td td
= R600_TD_DFLT
;
437 for (i
= 0; i
< SUMO_PM_NUMBER_OF_TC
; i
++) {
438 WREG32_P(CG_FFCT_0
+ (i
* 4), UTC_0(sumo_utc
[i
]), ~UTC_0_MASK
);
439 WREG32_P(CG_FFCT_0
+ (i
* 4), DTC_0(sumo_dtc
[i
]), ~DTC_0_MASK
);
442 if (td
== R600_TD_AUTO
)
443 WREG32_P(SCLK_PWRMGT_CNTL
, 0, ~FIR_FORCE_TREND_SEL
);
445 WREG32_P(SCLK_PWRMGT_CNTL
, FIR_FORCE_TREND_SEL
, ~FIR_FORCE_TREND_SEL
);
447 if (td
== R600_TD_UP
)
448 WREG32_P(SCLK_PWRMGT_CNTL
, 0, ~FIR_TREND_MODE
);
450 if (td
== R600_TD_DOWN
)
451 WREG32_P(SCLK_PWRMGT_CNTL
, FIR_TREND_MODE
, ~FIR_TREND_MODE
);
454 void sumo_program_vc(struct radeon_device
*rdev
, u32 vrc
)
459 void sumo_clear_vc(struct radeon_device
*rdev
)
464 void sumo_program_sstp(struct radeon_device
*rdev
)
467 u32 xclk
= sumo_get_xclk(rdev
);
469 r600_calculate_u_and_p(SUMO_SST_DFLT
,
472 WREG32(CG_SSP
, SSTU(u
) | SST(p
));
475 static void sumo_set_divider_value(struct radeon_device
*rdev
,
476 u32 index
, u32 divider
)
478 u32 reg_index
= index
/ 4;
479 u32 field_index
= index
% 4;
481 if (field_index
== 0)
482 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
483 SCLK_FSTATE_0_DIV(divider
), ~SCLK_FSTATE_0_DIV_MASK
);
484 else if (field_index
== 1)
485 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
486 SCLK_FSTATE_1_DIV(divider
), ~SCLK_FSTATE_1_DIV_MASK
);
487 else if (field_index
== 2)
488 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
489 SCLK_FSTATE_2_DIV(divider
), ~SCLK_FSTATE_2_DIV_MASK
);
490 else if (field_index
== 3)
491 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
492 SCLK_FSTATE_3_DIV(divider
), ~SCLK_FSTATE_3_DIV_MASK
);
495 static void sumo_set_ds_dividers(struct radeon_device
*rdev
,
496 u32 index
, u32 divider
)
498 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
500 if (pi
->enable_sclk_ds
) {
501 u32 dpm_ctrl
= RREG32(CG_SCLK_DPM_CTRL_6
);
503 dpm_ctrl
&= ~(0x7 << (index
* 3));
504 dpm_ctrl
|= (divider
<< (index
* 3));
505 WREG32(CG_SCLK_DPM_CTRL_6
, dpm_ctrl
);
509 static void sumo_set_ss_dividers(struct radeon_device
*rdev
,
510 u32 index
, u32 divider
)
512 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
514 if (pi
->enable_sclk_ds
) {
515 u32 dpm_ctrl
= RREG32(CG_SCLK_DPM_CTRL_11
);
517 dpm_ctrl
&= ~(0x7 << (index
* 3));
518 dpm_ctrl
|= (divider
<< (index
* 3));
519 WREG32(CG_SCLK_DPM_CTRL_11
, dpm_ctrl
);
523 static void sumo_set_vid(struct radeon_device
*rdev
, u32 index
, u32 vid
)
525 u32 voltage_cntl
= RREG32(CG_DPM_VOLTAGE_CNTL
);
527 voltage_cntl
&= ~(DPM_STATE0_LEVEL_MASK
<< (index
* 2));
528 voltage_cntl
|= (vid
<< (DPM_STATE0_LEVEL_SHIFT
+ index
* 2));
529 WREG32(CG_DPM_VOLTAGE_CNTL
, voltage_cntl
);
532 static void sumo_set_allos_gnb_slow(struct radeon_device
*rdev
, u32 index
, u32 gnb_slow
)
534 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
536 u32 cg_sclk_dpm_ctrl_3
;
538 if (pi
->driver_nbps_policy_disable
)
541 cg_sclk_dpm_ctrl_3
= RREG32(CG_SCLK_DPM_CTRL_3
);
542 cg_sclk_dpm_ctrl_3
&= ~(GNB_SLOW_FSTATE_0_MASK
<< index
);
543 cg_sclk_dpm_ctrl_3
|= (temp
<< (GNB_SLOW_FSTATE_0_SHIFT
+ index
));
545 WREG32(CG_SCLK_DPM_CTRL_3
, cg_sclk_dpm_ctrl_3
);
548 static void sumo_program_power_level(struct radeon_device
*rdev
,
549 struct sumo_pl
*pl
, u32 index
)
551 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
553 struct atom_clock_dividers dividers
;
554 u32 ds_en
= RREG32(DEEP_SLEEP_CNTL
) & ENABLE_DS
;
556 ret
= radeon_atom_get_clock_dividers(rdev
, COMPUTE_ENGINE_PLL_PARAM
,
557 pl
->sclk
, false, ÷rs
);
561 sumo_set_divider_value(rdev
, index
, dividers
.post_div
);
563 sumo_set_vid(rdev
, index
, pl
->vddc_index
);
565 if (pl
->ss_divider_index
== 0 || pl
->ds_divider_index
== 0) {
567 WREG32_P(DEEP_SLEEP_CNTL
, 0, ~ENABLE_DS
);
569 sumo_set_ss_dividers(rdev
, index
, pl
->ss_divider_index
);
570 sumo_set_ds_dividers(rdev
, index
, pl
->ds_divider_index
);
573 WREG32_P(DEEP_SLEEP_CNTL
, ENABLE_DS
, ~ENABLE_DS
);
576 sumo_set_allos_gnb_slow(rdev
, index
, pl
->allow_gnb_slow
);
578 if (pi
->enable_boost
)
579 sumo_set_tdp_limit(rdev
, index
, pl
->sclk_dpm_tdp_limit
);
582 static void sumo_power_level_enable(struct radeon_device
*rdev
, u32 index
, bool enable
)
584 u32 reg_index
= index
/ 4;
585 u32 field_index
= index
% 4;
587 if (field_index
== 0)
588 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
589 enable
? SCLK_FSTATE_0_VLD
: 0, ~SCLK_FSTATE_0_VLD
);
590 else if (field_index
== 1)
591 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
592 enable
? SCLK_FSTATE_1_VLD
: 0, ~SCLK_FSTATE_1_VLD
);
593 else if (field_index
== 2)
594 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
595 enable
? SCLK_FSTATE_2_VLD
: 0, ~SCLK_FSTATE_2_VLD
);
596 else if (field_index
== 3)
597 WREG32_P(CG_SCLK_DPM_CTRL
+ (reg_index
* 4),
598 enable
? SCLK_FSTATE_3_VLD
: 0, ~SCLK_FSTATE_3_VLD
);
601 static bool sumo_dpm_enabled(struct radeon_device
*rdev
)
603 if (RREG32(CG_SCLK_DPM_CTRL_3
) & DPM_SCLK_ENABLE
)
609 static void sumo_start_dpm(struct radeon_device
*rdev
)
611 WREG32_P(CG_SCLK_DPM_CTRL_3
, DPM_SCLK_ENABLE
, ~DPM_SCLK_ENABLE
);
614 static void sumo_stop_dpm(struct radeon_device
*rdev
)
616 WREG32_P(CG_SCLK_DPM_CTRL_3
, 0, ~DPM_SCLK_ENABLE
);
619 static void sumo_set_forced_mode(struct radeon_device
*rdev
, bool enable
)
622 WREG32_P(CG_SCLK_DPM_CTRL_3
, FORCE_SCLK_STATE_EN
, ~FORCE_SCLK_STATE_EN
);
624 WREG32_P(CG_SCLK_DPM_CTRL_3
, 0, ~FORCE_SCLK_STATE_EN
);
627 static void sumo_set_forced_mode_enabled(struct radeon_device
*rdev
)
631 sumo_set_forced_mode(rdev
, true);
632 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
633 if (RREG32(CG_SCLK_STATUS
) & SCLK_OVERCLK_DETECT
)
639 static void sumo_wait_for_level_0(struct radeon_device
*rdev
)
643 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
644 if ((RREG32(TARGET_AND_CURRENT_PROFILE_INDEX
) & CURR_SCLK_INDEX_MASK
) == 0)
648 for (i
= 0; i
< rdev
->usec_timeout
; i
++) {
649 if ((RREG32(TARGET_AND_CURRENT_PROFILE_INDEX
) & CURR_INDEX_MASK
) == 0)
655 static void sumo_set_forced_mode_disabled(struct radeon_device
*rdev
)
657 sumo_set_forced_mode(rdev
, false);
660 static void sumo_enable_power_level_0(struct radeon_device
*rdev
)
662 sumo_power_level_enable(rdev
, 0, true);
665 static void sumo_patch_boost_state(struct radeon_device
*rdev
)
667 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
668 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
670 if (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
) {
671 pi
->boost_pl
= new_ps
->levels
[new_ps
->num_levels
- 1];
672 pi
->boost_pl
.sclk
= pi
->sys_info
.boost_sclk
;
673 pi
->boost_pl
.vddc_index
= pi
->sys_info
.boost_vid_2bit
;
674 pi
->boost_pl
.sclk_dpm_tdp_limit
= pi
->sys_info
.sclk_dpm_tdp_limit_boost
;
678 static void sumo_pre_notify_alt_vddnb_change(struct radeon_device
*rdev
)
680 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
681 struct sumo_ps
*old_ps
= sumo_get_ps(rdev
->pm
.dpm
.current_ps
);
686 nbps1_old
= (old_ps
->flags
& SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
) ? 1 : 0;
688 nbps1_new
= (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
) ? 1 : 0;
690 if (nbps1_old
== 1 && nbps1_new
== 0)
691 sumo_smu_notify_alt_vddnb_change(rdev
, 0, 0);
694 static void sumo_post_notify_alt_vddnb_change(struct radeon_device
*rdev
)
696 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
697 struct sumo_ps
*old_ps
= sumo_get_ps(rdev
->pm
.dpm
.current_ps
);
702 nbps1_old
= (old_ps
->flags
& SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
)? 1 : 0;
704 nbps1_new
= (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
)? 1 : 0;
706 if (nbps1_old
== 0 && nbps1_new
== 1)
707 sumo_smu_notify_alt_vddnb_change(rdev
, 1, 1);
710 static void sumo_enable_boost(struct radeon_device
*rdev
, bool enable
)
712 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
715 if (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
)
716 sumo_boost_state_enable(rdev
, true);
718 sumo_boost_state_enable(rdev
, false);
721 static void sumo_update_current_power_levels(struct radeon_device
*rdev
)
723 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
724 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
726 pi
->current_ps
= *new_ps
;
729 static void sumo_set_forced_level(struct radeon_device
*rdev
, u32 index
)
731 WREG32_P(CG_SCLK_DPM_CTRL_3
, FORCE_SCLK_STATE(index
), ~FORCE_SCLK_STATE_MASK
);
734 static void sumo_set_forced_level_0(struct radeon_device
*rdev
)
736 sumo_set_forced_level(rdev
, 0);
739 static void sumo_program_wl(struct radeon_device
*rdev
)
741 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
742 u32 dpm_ctrl4
= RREG32(CG_SCLK_DPM_CTRL_4
);
744 dpm_ctrl4
&= 0xFFFFFF00;
745 dpm_ctrl4
|= (1 << (new_ps
->num_levels
- 1));
747 if (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
)
748 dpm_ctrl4
|= (1 << BOOST_DPM_LEVEL
);
750 WREG32(CG_SCLK_DPM_CTRL_4
, dpm_ctrl4
);
753 static void sumo_program_power_levels_0_to_n(struct radeon_device
*rdev
)
755 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
756 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
757 struct sumo_ps
*old_ps
= sumo_get_ps(rdev
->pm
.dpm
.current_ps
);
759 u32 n_current_state_levels
= (old_ps
== NULL
) ? 1 : old_ps
->num_levels
;
761 for (i
= 0; i
< new_ps
->num_levels
; i
++) {
762 sumo_program_power_level(rdev
, &new_ps
->levels
[i
], i
);
763 sumo_power_level_enable(rdev
, i
, true);
766 for (i
= new_ps
->num_levels
; i
< n_current_state_levels
; i
++)
767 sumo_power_level_enable(rdev
, i
, false);
769 if (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_BOOST_STATE
)
770 sumo_program_power_level(rdev
, &pi
->boost_pl
, BOOST_DPM_LEVEL
);
773 static void sumo_enable_acpi_pm(struct radeon_device
*rdev
)
775 WREG32_P(GENERAL_PWRMGT
, STATIC_PM_EN
, ~STATIC_PM_EN
);
778 static void sumo_program_power_level_enter_state(struct radeon_device
*rdev
)
780 WREG32_P(CG_SCLK_DPM_CTRL_5
, SCLK_FSTATE_BOOTUP(0), ~SCLK_FSTATE_BOOTUP_MASK
);
783 static void sumo_program_acpi_power_level(struct radeon_device
*rdev
)
785 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
786 struct atom_clock_dividers dividers
;
789 ret
= radeon_atom_get_clock_dividers(rdev
, COMPUTE_ENGINE_PLL_PARAM
,
795 WREG32_P(CG_ACPI_CNTL
, SCLK_ACPI_DIV(dividers
.post_div
), ~SCLK_ACPI_DIV_MASK
);
796 WREG32_P(CG_ACPI_VOLTAGE_CNTL
, 0, ~ACPI_VOLTAGE_EN
);
799 static void sumo_program_bootup_state(struct radeon_device
*rdev
)
801 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
802 u32 dpm_ctrl4
= RREG32(CG_SCLK_DPM_CTRL_4
);
805 sumo_program_power_level(rdev
, &pi
->boot_pl
, 0);
807 dpm_ctrl4
&= 0xFFFFFF00;
808 WREG32(CG_SCLK_DPM_CTRL_4
, dpm_ctrl4
);
810 for (i
= 1; i
< 8; i
++)
811 sumo_power_level_enable(rdev
, i
, false);
814 void sumo_take_smu_control(struct radeon_device
*rdev
, bool enable
)
816 /* This bit selects who handles display phy powergating.
817 * Clear the bit to let atom handle it.
818 * Set it to let the driver handle it.
819 * For now we just let atom handle it.
822 u32 v
= RREG32(DOUT_SCRATCH3
);
829 WREG32(DOUT_SCRATCH3
, v
);
833 static void sumo_enable_sclk_ds(struct radeon_device
*rdev
, bool enable
)
836 u32 deep_sleep_cntl
= RREG32(DEEP_SLEEP_CNTL
);
837 u32 deep_sleep_cntl2
= RREG32(DEEP_SLEEP_CNTL2
);
840 deep_sleep_cntl
&= ~R_DIS
;
841 deep_sleep_cntl
&= ~HS_MASK
;
842 deep_sleep_cntl
|= HS(t
> 4095 ? 4095 : t
);
844 deep_sleep_cntl2
|= LB_UFP_EN
;
845 deep_sleep_cntl2
&= INOUT_C_MASK
;
846 deep_sleep_cntl2
|= INOUT_C(0xf);
848 WREG32(DEEP_SLEEP_CNTL2
, deep_sleep_cntl2
);
849 WREG32(DEEP_SLEEP_CNTL
, deep_sleep_cntl
);
851 WREG32_P(DEEP_SLEEP_CNTL
, 0, ~ENABLE_DS
);
854 static void sumo_program_bootup_at(struct radeon_device
*rdev
)
856 WREG32_P(CG_AT_0
, CG_R(0xffff), ~CG_R_MASK
);
857 WREG32_P(CG_AT_0
, CG_L(0), ~CG_L_MASK
);
860 static void sumo_reset_am(struct radeon_device
*rdev
)
862 WREG32_P(SCLK_PWRMGT_CNTL
, FIR_RESET
, ~FIR_RESET
);
865 static void sumo_start_am(struct radeon_device
*rdev
)
867 WREG32_P(SCLK_PWRMGT_CNTL
, 0, ~FIR_RESET
);
870 static void sumo_program_ttp(struct radeon_device
*rdev
)
872 u32 xclk
= sumo_get_xclk(rdev
);
874 u32 cg_sclk_dpm_ctrl_5
= RREG32(CG_SCLK_DPM_CTRL_5
);
876 r600_calculate_u_and_p(1000,
879 cg_sclk_dpm_ctrl_5
&= ~(TT_TP_MASK
| TT_TU_MASK
);
880 cg_sclk_dpm_ctrl_5
|= TT_TP(p
) | TT_TU(u
);
882 WREG32(CG_SCLK_DPM_CTRL_5
, cg_sclk_dpm_ctrl_5
);
885 static void sumo_program_ttt(struct radeon_device
*rdev
)
887 u32 cg_sclk_dpm_ctrl_3
= RREG32(CG_SCLK_DPM_CTRL_3
);
888 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
890 cg_sclk_dpm_ctrl_3
&= ~(GNB_TT_MASK
| GNB_THERMTHRO_MASK
);
891 cg_sclk_dpm_ctrl_3
|= GNB_TT(pi
->thermal_auto_throttling
+ 49);
893 WREG32(CG_SCLK_DPM_CTRL_3
, cg_sclk_dpm_ctrl_3
);
897 static void sumo_enable_voltage_scaling(struct radeon_device
*rdev
, bool enable
)
900 WREG32_P(CG_DPM_VOLTAGE_CNTL
, DPM_VOLTAGE_EN
, ~DPM_VOLTAGE_EN
);
901 WREG32_P(CG_CG_VOLTAGE_CNTL
, 0, ~CG_VOLTAGE_EN
);
903 WREG32_P(CG_CG_VOLTAGE_CNTL
, CG_VOLTAGE_EN
, ~CG_VOLTAGE_EN
);
904 WREG32_P(CG_DPM_VOLTAGE_CNTL
, 0, ~DPM_VOLTAGE_EN
);
908 static void sumo_override_cnb_thermal_events(struct radeon_device
*rdev
)
910 WREG32_P(CG_SCLK_DPM_CTRL_3
, CNB_THERMTHRO_MASK_SCLK
,
911 ~CNB_THERMTHRO_MASK_SCLK
);
914 static void sumo_program_dc_hto(struct radeon_device
*rdev
)
916 u32 cg_sclk_dpm_ctrl_4
= RREG32(CG_SCLK_DPM_CTRL_4
);
918 u32 xclk
= sumo_get_xclk(rdev
);
920 r600_calculate_u_and_p(100000,
923 cg_sclk_dpm_ctrl_4
&= ~(DC_HDC_MASK
| DC_HU_MASK
);
924 cg_sclk_dpm_ctrl_4
|= DC_HDC(p
) | DC_HU(u
);
926 WREG32(CG_SCLK_DPM_CTRL_4
, cg_sclk_dpm_ctrl_4
);
929 static void sumo_force_nbp_state(struct radeon_device
*rdev
)
931 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
932 struct sumo_ps
*new_ps
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
934 if (!pi
->driver_nbps_policy_disable
) {
935 if (new_ps
->flags
& SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
)
936 WREG32_P(CG_SCLK_DPM_CTRL_3
, FORCE_NB_PSTATE_1
, ~FORCE_NB_PSTATE_1
);
938 WREG32_P(CG_SCLK_DPM_CTRL_3
, 0, ~FORCE_NB_PSTATE_1
);
942 u32
sumo_get_sleep_divider_from_id(u32 id
)
947 u32
sumo_get_sleep_divider_id_from_clock(struct radeon_device
*rdev
,
951 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
954 u32 min
= (min_sclk_in_sr
> SUMO_MINIMUM_ENGINE_CLOCK
) ?
955 min_sclk_in_sr
: SUMO_MINIMUM_ENGINE_CLOCK
;
960 if (!pi
->enable_sclk_ds
)
963 for (i
= SUMO_MAX_DEEPSLEEP_DIVIDER_ID
; ; i
--) {
964 temp
= sclk
/ sumo_get_sleep_divider_from_id(i
);
966 if (temp
>= min
|| i
== 0)
972 static u32
sumo_get_valid_engine_clock(struct radeon_device
*rdev
,
975 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
978 for (i
= 0; i
< pi
->sys_info
.sclk_voltage_mapping_table
.num_max_dpm_entries
; i
++) {
979 if (pi
->sys_info
.sclk_voltage_mapping_table
.entries
[i
].sclk_frequency
>= lower_limit
)
980 return pi
->sys_info
.sclk_voltage_mapping_table
.entries
[i
].sclk_frequency
;
983 return pi
->sys_info
.sclk_voltage_mapping_table
.entries
[pi
->sys_info
.sclk_voltage_mapping_table
.num_max_dpm_entries
- 1].sclk_frequency
;
986 static void sumo_patch_thermal_state(struct radeon_device
*rdev
,
988 struct sumo_ps
*current_ps
)
990 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
991 u32 sclk_in_sr
= pi
->sys_info
.min_sclk
; /* ??? */
994 u32 current_index
= 0;
997 current_vddc
= current_ps
->levels
[current_index
].vddc_index
;
998 current_sclk
= current_ps
->levels
[current_index
].sclk
;
1000 current_vddc
= pi
->boot_pl
.vddc_index
;
1001 current_sclk
= pi
->boot_pl
.sclk
;
1004 ps
->levels
[0].vddc_index
= current_vddc
;
1006 if (ps
->levels
[0].sclk
> current_sclk
)
1007 ps
->levels
[0].sclk
= current_sclk
;
1009 ps
->levels
[0].ss_divider_index
=
1010 sumo_get_sleep_divider_id_from_clock(rdev
, ps
->levels
[0].sclk
, sclk_in_sr
);
1012 ps
->levels
[0].ds_divider_index
=
1013 sumo_get_sleep_divider_id_from_clock(rdev
, ps
->levels
[0].sclk
, SUMO_MINIMUM_ENGINE_CLOCK
);
1015 if (ps
->levels
[0].ds_divider_index
> ps
->levels
[0].ss_divider_index
+ 1)
1016 ps
->levels
[0].ds_divider_index
= ps
->levels
[0].ss_divider_index
+ 1;
1018 if (ps
->levels
[0].ss_divider_index
== ps
->levels
[0].ds_divider_index
) {
1019 if (ps
->levels
[0].ss_divider_index
> 1)
1020 ps
->levels
[0].ss_divider_index
= ps
->levels
[0].ss_divider_index
- 1;
1023 if (ps
->levels
[0].ss_divider_index
== 0)
1024 ps
->levels
[0].ds_divider_index
= 0;
1026 if (ps
->levels
[0].ds_divider_index
== 0)
1027 ps
->levels
[0].ss_divider_index
= 0;
1030 static void sumo_apply_state_adjust_rules(struct radeon_device
*rdev
)
1032 struct radeon_ps
*rps
= rdev
->pm
.dpm
.requested_ps
;
1033 struct sumo_ps
*ps
= sumo_get_ps(rps
);
1034 struct sumo_ps
*current_ps
= sumo_get_ps(rdev
->pm
.dpm
.current_ps
);
1035 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1036 u32 min_voltage
= 0; /* ??? */
1037 u32 min_sclk
= pi
->sys_info
.min_sclk
; /* XXX check against disp reqs */
1038 u32 sclk_in_sr
= pi
->sys_info
.min_sclk
; /* ??? */
1041 if (rps
->class & ATOM_PPLIB_CLASSIFICATION_THERMAL
)
1042 return sumo_patch_thermal_state(rdev
, ps
, current_ps
);
1044 if (pi
->enable_boost
) {
1045 if (rps
->class & ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE
)
1046 ps
->flags
|= SUMO_POWERSTATE_FLAGS_BOOST_STATE
;
1049 if ((rps
->class & ATOM_PPLIB_CLASSIFICATION_UI_BATTERY
) ||
1050 (rps
->class & ATOM_PPLIB_CLASSIFICATION_SDSTATE
) ||
1051 (rps
->class & ATOM_PPLIB_CLASSIFICATION_HDSTATE
))
1052 ps
->flags
|= SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
;
1054 for (i
= 0; i
< ps
->num_levels
; i
++) {
1055 if (ps
->levels
[i
].vddc_index
< min_voltage
)
1056 ps
->levels
[i
].vddc_index
= min_voltage
;
1058 if (ps
->levels
[i
].sclk
< min_sclk
)
1059 ps
->levels
[i
].sclk
=
1060 sumo_get_valid_engine_clock(rdev
, min_sclk
);
1062 ps
->levels
[i
].ss_divider_index
=
1063 sumo_get_sleep_divider_id_from_clock(rdev
, ps
->levels
[i
].sclk
, sclk_in_sr
);
1065 ps
->levels
[i
].ds_divider_index
=
1066 sumo_get_sleep_divider_id_from_clock(rdev
, ps
->levels
[i
].sclk
, SUMO_MINIMUM_ENGINE_CLOCK
);
1068 if (ps
->levels
[i
].ds_divider_index
> ps
->levels
[i
].ss_divider_index
+ 1)
1069 ps
->levels
[i
].ds_divider_index
= ps
->levels
[i
].ss_divider_index
+ 1;
1071 if (ps
->levels
[i
].ss_divider_index
== ps
->levels
[i
].ds_divider_index
) {
1072 if (ps
->levels
[i
].ss_divider_index
> 1)
1073 ps
->levels
[i
].ss_divider_index
= ps
->levels
[i
].ss_divider_index
- 1;
1076 if (ps
->levels
[i
].ss_divider_index
== 0)
1077 ps
->levels
[i
].ds_divider_index
= 0;
1079 if (ps
->levels
[i
].ds_divider_index
== 0)
1080 ps
->levels
[i
].ss_divider_index
= 0;
1082 if (ps
->flags
& SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE
)
1083 ps
->levels
[i
].allow_gnb_slow
= 1;
1084 else if ((rps
->class & ATOM_PPLIB_CLASSIFICATION_UVDSTATE
) ||
1085 (rps
->class2
& ATOM_PPLIB_CLASSIFICATION2_MVC
))
1086 ps
->levels
[i
].allow_gnb_slow
= 0;
1087 else if (i
== ps
->num_levels
- 1)
1088 ps
->levels
[i
].allow_gnb_slow
= 0;
1090 ps
->levels
[i
].allow_gnb_slow
= 1;
1094 static void sumo_cleanup_asic(struct radeon_device
*rdev
)
1096 sumo_take_smu_control(rdev
, false);
1099 static int sumo_set_thermal_temperature_range(struct radeon_device
*rdev
,
1100 int min_temp
, int max_temp
)
1102 int low_temp
= 0 * 1000;
1103 int high_temp
= 255 * 1000;
1105 if (low_temp
< min_temp
)
1106 low_temp
= min_temp
;
1107 if (high_temp
> max_temp
)
1108 high_temp
= max_temp
;
1109 if (high_temp
< low_temp
) {
1110 DRM_ERROR("invalid thermal range: %d - %d\n", low_temp
, high_temp
);
1114 WREG32_P(CG_THERMAL_INT
, DIG_THERM_INTH(49 + (high_temp
/ 1000)), ~DIG_THERM_INTH_MASK
);
1115 WREG32_P(CG_THERMAL_INT
, DIG_THERM_INTL(49 + (low_temp
/ 1000)), ~DIG_THERM_INTL_MASK
);
1117 rdev
->pm
.dpm
.thermal
.min_temp
= low_temp
;
1118 rdev
->pm
.dpm
.thermal
.max_temp
= high_temp
;
1123 int sumo_dpm_enable(struct radeon_device
*rdev
)
1125 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1127 if (sumo_dpm_enabled(rdev
))
1130 sumo_enable_clock_power_gating(rdev
);
1131 sumo_program_bootup_state(rdev
);
1132 sumo_init_bsp(rdev
);
1133 sumo_reset_am(rdev
);
1134 sumo_program_tp(rdev
);
1135 sumo_program_bootup_at(rdev
);
1136 sumo_start_am(rdev
);
1137 if (pi
->enable_auto_thermal_throttling
) {
1138 sumo_program_ttp(rdev
);
1139 sumo_program_ttt(rdev
);
1141 sumo_program_dc_hto(rdev
);
1142 sumo_program_power_level_enter_state(rdev
);
1143 sumo_enable_voltage_scaling(rdev
, true);
1144 sumo_program_sstp(rdev
);
1145 sumo_program_vc(rdev
, SUMO_VRC_DFLT
);
1146 sumo_override_cnb_thermal_events(rdev
);
1147 sumo_start_dpm(rdev
);
1148 sumo_wait_for_level_0(rdev
);
1149 if (pi
->enable_sclk_ds
)
1150 sumo_enable_sclk_ds(rdev
, true);
1151 if (pi
->enable_boost
)
1152 sumo_enable_boost_timer(rdev
);
1154 if (rdev
->irq
.installed
&&
1155 r600_is_internal_thermal_sensor(rdev
->pm
.int_thermal_type
)) {
1156 sumo_set_thermal_temperature_range(rdev
, R600_TEMP_RANGE_MIN
, R600_TEMP_RANGE_MAX
);
1157 rdev
->irq
.dpm_thermal
= true;
1158 radeon_irq_set(rdev
);
1164 void sumo_dpm_disable(struct radeon_device
*rdev
)
1166 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1168 if (!sumo_dpm_enabled(rdev
))
1170 sumo_disable_clock_power_gating(rdev
);
1171 if (pi
->enable_sclk_ds
)
1172 sumo_enable_sclk_ds(rdev
, false);
1173 sumo_clear_vc(rdev
);
1174 sumo_wait_for_level_0(rdev
);
1175 sumo_stop_dpm(rdev
);
1176 sumo_enable_voltage_scaling(rdev
, false);
1178 if (rdev
->irq
.installed
&&
1179 r600_is_internal_thermal_sensor(rdev
->pm
.int_thermal_type
)) {
1180 rdev
->irq
.dpm_thermal
= false;
1181 radeon_irq_set(rdev
);
1185 int sumo_dpm_set_power_state(struct radeon_device
*rdev
)
1187 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1189 if (pi
->enable_dynamic_patch_ps
)
1190 sumo_apply_state_adjust_rules(rdev
);
1191 sumo_update_current_power_levels(rdev
);
1192 if (pi
->enable_boost
) {
1193 sumo_enable_boost(rdev
, false);
1194 sumo_patch_boost_state(rdev
);
1196 if (pi
->enable_dpm
) {
1197 sumo_pre_notify_alt_vddnb_change(rdev
);
1198 sumo_enable_power_level_0(rdev
);
1199 sumo_set_forced_level_0(rdev
);
1200 sumo_set_forced_mode_enabled(rdev
);
1201 sumo_wait_for_level_0(rdev
);
1202 sumo_program_power_levels_0_to_n(rdev
);
1203 sumo_program_wl(rdev
);
1204 sumo_program_bsp(rdev
);
1205 sumo_program_at(rdev
);
1206 sumo_force_nbp_state(rdev
);
1207 sumo_set_forced_mode_disabled(rdev
);
1208 sumo_set_forced_mode_enabled(rdev
);
1209 sumo_set_forced_mode_disabled(rdev
);
1210 sumo_post_notify_alt_vddnb_change(rdev
);
1212 if (pi
->enable_boost
)
1213 sumo_enable_boost(rdev
, true);
1218 void sumo_dpm_reset_asic(struct radeon_device
*rdev
)
1220 sumo_program_bootup_state(rdev
);
1221 sumo_enable_power_level_0(rdev
);
1222 sumo_set_forced_level_0(rdev
);
1223 sumo_set_forced_mode_enabled(rdev
);
1224 sumo_wait_for_level_0(rdev
);
1225 sumo_set_forced_mode_disabled(rdev
);
1226 sumo_set_forced_mode_enabled(rdev
);
1227 sumo_set_forced_mode_disabled(rdev
);
1230 void sumo_dpm_setup_asic(struct radeon_device
*rdev
)
1232 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1234 sumo_initialize_m3_arb(rdev
);
1235 pi
->fw_version
= sumo_get_running_fw_version(rdev
);
1236 DRM_INFO("Found smc ucode version: 0x%08x\n", pi
->fw_version
);
1237 sumo_program_acpi_power_level(rdev
);
1238 sumo_enable_acpi_pm(rdev
);
1239 sumo_take_smu_control(rdev
, true);
1242 void sumo_dpm_display_configuration_changed(struct radeon_device
*rdev
)
1248 struct _ATOM_POWERPLAY_INFO info
;
1249 struct _ATOM_POWERPLAY_INFO_V2 info_2
;
1250 struct _ATOM_POWERPLAY_INFO_V3 info_3
;
1251 struct _ATOM_PPLIB_POWERPLAYTABLE pplib
;
1252 struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2
;
1253 struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3
;
1256 union pplib_clock_info
{
1257 struct _ATOM_PPLIB_R600_CLOCK_INFO r600
;
1258 struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780
;
1259 struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen
;
1260 struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo
;
1263 union pplib_power_state
{
1264 struct _ATOM_PPLIB_STATE v1
;
1265 struct _ATOM_PPLIB_STATE_V2 v2
;
1268 static void sumo_patch_boot_state(struct radeon_device
*rdev
,
1271 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1275 ps
->levels
[0] = pi
->boot_pl
;
1278 static void sumo_parse_pplib_non_clock_info(struct radeon_device
*rdev
,
1279 struct radeon_ps
*rps
,
1280 struct _ATOM_PPLIB_NONCLOCK_INFO
*non_clock_info
,
1283 struct sumo_ps
*ps
= sumo_get_ps(rps
);
1285 rps
->caps
= le32_to_cpu(non_clock_info
->ulCapsAndSettings
);
1286 rps
->class = le16_to_cpu(non_clock_info
->usClassification
);
1287 rps
->class2
= le16_to_cpu(non_clock_info
->usClassification2
);
1289 if (ATOM_PPLIB_NONCLOCKINFO_VER1
< table_rev
) {
1290 rps
->vclk
= le32_to_cpu(non_clock_info
->ulVCLK
);
1291 rps
->dclk
= le32_to_cpu(non_clock_info
->ulDCLK
);
1297 if (rps
->class & ATOM_PPLIB_CLASSIFICATION_BOOT
) {
1298 rdev
->pm
.dpm
.boot_ps
= rps
;
1299 sumo_patch_boot_state(rdev
, ps
);
1301 if (rps
->class & ATOM_PPLIB_CLASSIFICATION_UVDSTATE
)
1302 rdev
->pm
.dpm
.uvd_ps
= rps
;
1305 static void sumo_parse_pplib_clock_info(struct radeon_device
*rdev
,
1306 struct radeon_ps
*rps
, int index
,
1307 union pplib_clock_info
*clock_info
)
1309 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1310 struct sumo_ps
*ps
= sumo_get_ps(rps
);
1311 struct sumo_pl
*pl
= &ps
->levels
[index
];
1314 sclk
= le16_to_cpu(clock_info
->sumo
.usEngineClockLow
);
1315 sclk
|= clock_info
->sumo
.ucEngineClockHigh
<< 16;
1317 pl
->vddc_index
= clock_info
->sumo
.vddcIndex
;
1318 pl
->sclk_dpm_tdp_limit
= clock_info
->sumo
.tdpLimit
;
1320 ps
->num_levels
= index
+ 1;
1322 if (pi
->enable_sclk_ds
) {
1323 pl
->ds_divider_index
= 5;
1324 pl
->ss_divider_index
= 4;
1328 static int sumo_parse_power_table(struct radeon_device
*rdev
)
1330 struct radeon_mode_info
*mode_info
= &rdev
->mode_info
;
1331 struct _ATOM_PPLIB_NONCLOCK_INFO
*non_clock_info
;
1332 union pplib_power_state
*power_state
;
1333 int i
, j
, k
, non_clock_array_index
, clock_array_index
;
1334 union pplib_clock_info
*clock_info
;
1335 struct _StateArray
*state_array
;
1336 struct _ClockInfoArray
*clock_info_array
;
1337 struct _NonClockInfoArray
*non_clock_info_array
;
1338 union power_info
*power_info
;
1339 int index
= GetIndexIntoMasterTable(DATA
, PowerPlayInfo
);
1342 u8
*power_state_offset
;
1345 if (!atom_parse_data_header(mode_info
->atom_context
, index
, NULL
,
1346 &frev
, &crev
, &data_offset
))
1348 power_info
= (union power_info
*)(mode_info
->atom_context
->bios
+ data_offset
);
1350 state_array
= (struct _StateArray
*)
1351 (mode_info
->atom_context
->bios
+ data_offset
+
1352 le16_to_cpu(power_info
->pplib
.usStateArrayOffset
));
1353 clock_info_array
= (struct _ClockInfoArray
*)
1354 (mode_info
->atom_context
->bios
+ data_offset
+
1355 le16_to_cpu(power_info
->pplib
.usClockInfoArrayOffset
));
1356 non_clock_info_array
= (struct _NonClockInfoArray
*)
1357 (mode_info
->atom_context
->bios
+ data_offset
+
1358 le16_to_cpu(power_info
->pplib
.usNonClockInfoArrayOffset
));
1360 rdev
->pm
.dpm
.ps
= kzalloc(sizeof(struct radeon_ps
) *
1361 state_array
->ucNumEntries
, GFP_KERNEL
);
1362 if (!rdev
->pm
.dpm
.ps
)
1364 power_state_offset
= (u8
*)state_array
->states
;
1365 rdev
->pm
.dpm
.platform_caps
= le32_to_cpu(power_info
->pplib
.ulPlatformCaps
);
1366 rdev
->pm
.dpm
.backbias_response_time
= le16_to_cpu(power_info
->pplib
.usBackbiasTime
);
1367 rdev
->pm
.dpm
.voltage_response_time
= le16_to_cpu(power_info
->pplib
.usVoltageTime
);
1368 for (i
= 0; i
< state_array
->ucNumEntries
; i
++) {
1369 power_state
= (union pplib_power_state
*)power_state_offset
;
1370 non_clock_array_index
= power_state
->v2
.nonClockInfoIndex
;
1371 non_clock_info
= (struct _ATOM_PPLIB_NONCLOCK_INFO
*)
1372 &non_clock_info_array
->nonClockInfo
[non_clock_array_index
];
1373 if (!rdev
->pm
.power_state
[i
].clock_info
)
1375 ps
= kzalloc(sizeof(struct sumo_ps
), GFP_KERNEL
);
1377 kfree(rdev
->pm
.dpm
.ps
);
1380 rdev
->pm
.dpm
.ps
[i
].ps_priv
= ps
;
1382 for (j
= 0; j
< power_state
->v2
.ucNumDPMLevels
; j
++) {
1383 clock_array_index
= power_state
->v2
.clockInfoIndex
[j
];
1384 if (k
>= SUMO_MAX_HARDWARE_POWERLEVELS
)
1386 clock_info
= (union pplib_clock_info
*)
1387 &clock_info_array
->clockInfo
[clock_array_index
* clock_info_array
->ucEntrySize
];
1388 sumo_parse_pplib_clock_info(rdev
,
1389 &rdev
->pm
.dpm
.ps
[i
], k
,
1393 sumo_parse_pplib_non_clock_info(rdev
, &rdev
->pm
.dpm
.ps
[i
],
1395 non_clock_info_array
->ucEntrySize
);
1396 power_state_offset
+= 2 + power_state
->v2
.ucNumDPMLevels
;
1398 rdev
->pm
.dpm
.num_ps
= state_array
->ucNumEntries
;
1402 u32
sumo_convert_vid2_to_vid7(struct radeon_device
*rdev
,
1403 struct sumo_vid_mapping_table
*vid_mapping_table
,
1408 for (i
= 0; i
< vid_mapping_table
->num_entries
; i
++) {
1409 if (vid_mapping_table
->entries
[i
].vid_2bit
== vid_2bit
)
1410 return vid_mapping_table
->entries
[i
].vid_7bit
;
1413 return vid_mapping_table
->entries
[vid_mapping_table
->num_entries
- 1].vid_7bit
;
1416 static u16
sumo_convert_voltage_index_to_value(struct radeon_device
*rdev
,
1419 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1420 u32 vid_7bit
= sumo_convert_vid2_to_vid7(rdev
, &pi
->sys_info
.vid_mapping_table
, vid_2bit
);
1422 if (vid_7bit
> 0x7C)
1425 return (15500 - vid_7bit
* 125 + 5) / 10;
1428 static void sumo_construct_display_voltage_mapping_table(struct radeon_device
*rdev
,
1429 struct sumo_disp_clock_voltage_mapping_table
*disp_clk_voltage_mapping_table
,
1430 ATOM_CLK_VOLT_CAPABILITY
*table
)
1434 for (i
= 0; i
< SUMO_MAX_NUMBER_VOLTAGES
; i
++) {
1435 if (table
[i
].ulMaximumSupportedCLK
== 0)
1438 disp_clk_voltage_mapping_table
->display_clock_frequency
[i
] =
1439 table
[i
].ulMaximumSupportedCLK
;
1442 disp_clk_voltage_mapping_table
->num_max_voltage_levels
= i
;
1444 if (disp_clk_voltage_mapping_table
->num_max_voltage_levels
== 0) {
1445 disp_clk_voltage_mapping_table
->display_clock_frequency
[0] = 80000;
1446 disp_clk_voltage_mapping_table
->num_max_voltage_levels
= 1;
1450 void sumo_construct_sclk_voltage_mapping_table(struct radeon_device
*rdev
,
1451 struct sumo_sclk_voltage_mapping_table
*sclk_voltage_mapping_table
,
1452 ATOM_AVAILABLE_SCLK_LIST
*table
)
1458 for (i
= 0; i
< SUMO_MAX_HARDWARE_POWERLEVELS
; i
++) {
1459 if (table
[i
].ulSupportedSCLK
> prev_sclk
) {
1460 sclk_voltage_mapping_table
->entries
[n
].sclk_frequency
=
1461 table
[i
].ulSupportedSCLK
;
1462 sclk_voltage_mapping_table
->entries
[n
].vid_2bit
=
1463 table
[i
].usVoltageIndex
;
1464 prev_sclk
= table
[i
].ulSupportedSCLK
;
1469 sclk_voltage_mapping_table
->num_max_dpm_entries
= n
;
1472 void sumo_construct_vid_mapping_table(struct radeon_device
*rdev
,
1473 struct sumo_vid_mapping_table
*vid_mapping_table
,
1474 ATOM_AVAILABLE_SCLK_LIST
*table
)
1478 for (i
= 0; i
< SUMO_MAX_HARDWARE_POWERLEVELS
; i
++) {
1479 if (table
[i
].ulSupportedSCLK
!= 0) {
1480 vid_mapping_table
->entries
[table
[i
].usVoltageIndex
].vid_7bit
=
1481 table
[i
].usVoltageID
;
1482 vid_mapping_table
->entries
[table
[i
].usVoltageIndex
].vid_2bit
=
1483 table
[i
].usVoltageIndex
;
1487 for (i
= 0; i
< SUMO_MAX_NUMBER_VOLTAGES
; i
++) {
1488 if (vid_mapping_table
->entries
[i
].vid_7bit
== 0) {
1489 for (j
= i
+ 1; j
< SUMO_MAX_NUMBER_VOLTAGES
; j
++) {
1490 if (vid_mapping_table
->entries
[j
].vid_7bit
!= 0) {
1491 vid_mapping_table
->entries
[i
] =
1492 vid_mapping_table
->entries
[j
];
1493 vid_mapping_table
->entries
[j
].vid_7bit
= 0;
1498 if (j
== SUMO_MAX_NUMBER_VOLTAGES
)
1503 vid_mapping_table
->num_entries
= i
;
1507 struct _ATOM_INTEGRATED_SYSTEM_INFO info
;
1508 struct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_2
;
1509 struct _ATOM_INTEGRATED_SYSTEM_INFO_V5 info_5
;
1510 struct _ATOM_INTEGRATED_SYSTEM_INFO_V6 info_6
;
1513 static int sumo_parse_sys_info_table(struct radeon_device
*rdev
)
1515 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1516 struct radeon_mode_info
*mode_info
= &rdev
->mode_info
;
1517 int index
= GetIndexIntoMasterTable(DATA
, IntegratedSystemInfo
);
1518 union igp_info
*igp_info
;
1523 if (atom_parse_data_header(mode_info
->atom_context
, index
, NULL
,
1524 &frev
, &crev
, &data_offset
)) {
1525 igp_info
= (union igp_info
*)(mode_info
->atom_context
->bios
+
1529 DRM_ERROR("Unsupported IGP table: %d %d\n", frev
, crev
);
1532 pi
->sys_info
.bootup_sclk
= le32_to_cpu(igp_info
->info_6
.ulBootUpEngineClock
);
1533 pi
->sys_info
.min_sclk
= le32_to_cpu(igp_info
->info_6
.ulMinEngineClock
);
1534 pi
->sys_info
.bootup_uma_clk
= le32_to_cpu(igp_info
->info_6
.ulBootUpUMAClock
);
1535 pi
->sys_info
.bootup_nb_voltage_index
=
1536 le16_to_cpu(igp_info
->info_6
.usBootUpNBVoltage
);
1537 if (igp_info
->info_6
.ucHtcTmpLmt
== 0)
1538 pi
->sys_info
.htc_tmp_lmt
= 203;
1540 pi
->sys_info
.htc_tmp_lmt
= igp_info
->info_6
.ucHtcTmpLmt
;
1541 if (igp_info
->info_6
.ucHtcHystLmt
== 0)
1542 pi
->sys_info
.htc_hyst_lmt
= 5;
1544 pi
->sys_info
.htc_hyst_lmt
= igp_info
->info_6
.ucHtcHystLmt
;
1545 if (pi
->sys_info
.htc_tmp_lmt
<= pi
->sys_info
.htc_hyst_lmt
) {
1546 DRM_ERROR("The htcTmpLmt should be larger than htcHystLmt.\n");
1548 for (i
= 0; i
< NUMBER_OF_M3ARB_PARAM_SETS
; i
++) {
1549 pi
->sys_info
.csr_m3_arb_cntl_default
[i
] =
1550 le32_to_cpu(igp_info
->info_6
.ulCSR_M3_ARB_CNTL_DEFAULT
[i
]);
1551 pi
->sys_info
.csr_m3_arb_cntl_uvd
[i
] =
1552 le32_to_cpu(igp_info
->info_6
.ulCSR_M3_ARB_CNTL_UVD
[i
]);
1553 pi
->sys_info
.csr_m3_arb_cntl_fs3d
[i
] =
1554 le32_to_cpu(igp_info
->info_6
.ulCSR_M3_ARB_CNTL_FS3D
[i
]);
1556 pi
->sys_info
.sclk_dpm_boost_margin
=
1557 le32_to_cpu(igp_info
->info_6
.SclkDpmBoostMargin
);
1558 pi
->sys_info
.sclk_dpm_throttle_margin
=
1559 le32_to_cpu(igp_info
->info_6
.SclkDpmThrottleMargin
);
1560 pi
->sys_info
.sclk_dpm_tdp_limit_pg
=
1561 le16_to_cpu(igp_info
->info_6
.SclkDpmTdpLimitPG
);
1562 pi
->sys_info
.gnb_tdp_limit
= le16_to_cpu(igp_info
->info_6
.GnbTdpLimit
);
1563 pi
->sys_info
.sclk_dpm_tdp_limit_boost
=
1564 le16_to_cpu(igp_info
->info_6
.SclkDpmTdpLimitBoost
);
1565 pi
->sys_info
.boost_sclk
= le32_to_cpu(igp_info
->info_6
.ulBoostEngineCLock
);
1566 pi
->sys_info
.boost_vid_2bit
= igp_info
->info_6
.ulBoostVid_2bit
;
1567 if (igp_info
->info_6
.EnableBoost
)
1568 pi
->sys_info
.enable_boost
= true;
1570 pi
->sys_info
.enable_boost
= false;
1571 sumo_construct_display_voltage_mapping_table(rdev
,
1572 &pi
->sys_info
.disp_clk_voltage_mapping_table
,
1573 igp_info
->info_6
.sDISPCLK_Voltage
);
1574 sumo_construct_sclk_voltage_mapping_table(rdev
,
1575 &pi
->sys_info
.sclk_voltage_mapping_table
,
1576 igp_info
->info_6
.sAvail_SCLK
);
1577 sumo_construct_vid_mapping_table(rdev
, &pi
->sys_info
.vid_mapping_table
,
1578 igp_info
->info_6
.sAvail_SCLK
);
1584 static void sumo_construct_boot_and_acpi_state(struct radeon_device
*rdev
)
1586 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1588 pi
->boot_pl
.sclk
= pi
->sys_info
.bootup_sclk
;
1589 pi
->boot_pl
.vddc_index
= pi
->sys_info
.bootup_nb_voltage_index
;
1590 pi
->boot_pl
.ds_divider_index
= 0;
1591 pi
->boot_pl
.ss_divider_index
= 0;
1592 pi
->boot_pl
.allow_gnb_slow
= 1;
1593 pi
->acpi_pl
= pi
->boot_pl
;
1594 pi
->current_ps
.num_levels
= 1;
1595 pi
->current_ps
.levels
[0] = pi
->boot_pl
;
1598 int sumo_dpm_init(struct radeon_device
*rdev
)
1600 struct sumo_power_info
*pi
;
1601 u32 hw_rev
= (RREG32(HW_REV
) & ATI_REV_ID_MASK
) >> ATI_REV_ID_SHIFT
;
1604 pi
= kzalloc(sizeof(struct sumo_power_info
), GFP_KERNEL
);
1607 rdev
->pm
.dpm
.priv
= pi
;
1609 pi
->driver_nbps_policy_disable
= false;
1610 if ((rdev
->family
== CHIP_PALM
) && (hw_rev
< 3))
1611 pi
->disable_gfx_power_gating_in_uvd
= true;
1613 pi
->disable_gfx_power_gating_in_uvd
= false;
1614 pi
->enable_alt_vddnb
= true;
1615 pi
->enable_sclk_ds
= true;
1616 pi
->enable_dynamic_m3_arbiter
= false;
1617 pi
->enable_dynamic_patch_ps
= true;
1618 pi
->enable_gfx_power_gating
= true;
1619 pi
->enable_gfx_clock_gating
= true;
1620 pi
->enable_mg_clock_gating
= true;
1621 pi
->enable_auto_thermal_throttling
= true;
1623 ret
= sumo_parse_sys_info_table(rdev
);
1627 sumo_construct_boot_and_acpi_state(rdev
);
1629 ret
= sumo_parse_power_table(rdev
);
1633 pi
->pasi
= CYPRESS_HASI_DFLT
;
1634 pi
->asi
= RV770_ASI_DFLT
;
1635 pi
->thermal_auto_throttling
= pi
->sys_info
.htc_tmp_lmt
;
1636 pi
->enable_boost
= pi
->sys_info
.enable_boost
;
1637 pi
->enable_dpm
= true;
1642 void sumo_dpm_print_power_state(struct radeon_device
*rdev
,
1643 struct radeon_ps
*rps
)
1646 struct sumo_ps
*ps
= sumo_get_ps(rps
);
1648 r600_dpm_print_class_info(rps
->class, rps
->class2
);
1649 r600_dpm_print_cap_info(rps
->caps
);
1650 printk("\tuvd vclk: %d dclk: %d\n", rps
->vclk
, rps
->dclk
);
1651 for (i
= 0; i
< ps
->num_levels
; i
++) {
1652 struct sumo_pl
*pl
= &ps
->levels
[i
];
1653 printk("\t\tpower level %d sclk: %u vddc: %u\n",
1655 sumo_convert_voltage_index_to_value(rdev
, pl
->vddc_index
));
1657 r600_dpm_print_ps_status(rdev
, rps
);
1660 void sumo_dpm_fini(struct radeon_device
*rdev
)
1664 sumo_cleanup_asic(rdev
); /* ??? */
1666 for (i
= 0; i
< rdev
->pm
.dpm
.num_ps
; i
++) {
1667 kfree(rdev
->pm
.dpm
.ps
[i
].ps_priv
);
1669 kfree(rdev
->pm
.dpm
.ps
);
1670 kfree(rdev
->pm
.dpm
.priv
);
1673 u32
sumo_dpm_get_sclk(struct radeon_device
*rdev
, bool low
)
1675 struct sumo_ps
*requested_state
= sumo_get_ps(rdev
->pm
.dpm
.requested_ps
);
1678 return requested_state
->levels
[0].sclk
;
1680 return requested_state
->levels
[requested_state
->num_levels
- 1].sclk
;
1683 u32
sumo_dpm_get_mclk(struct radeon_device
*rdev
, bool low
)
1685 struct sumo_power_info
*pi
= sumo_get_pi(rdev
);
1687 return pi
->sys_info
.bootup_uma_clk
;