drivers/ide/pci/atiixp.c

   1 /*
   2  *  Copyright (C) 2003 ATI Inc. <hyu@ati.com>
   3  *  Copyright (C) 2004,2007 Bartlomiej Zolnierkiewicz
   4  */
   5
   6 #include <linux/types.h>
   7 #include <linux/module.h>
   8 #include <linux/kernel.h>
   9 #include <linux/ioport.h>
  10 #include <linux/pci.h>
  11 #include <linux/hdreg.h>
  12 #include <linux/ide.h>
  13 #include <linux/delay.h>
  14 #include <linux/init.h>
  15
  16 #include <asm/io.h>
  17
  18 #define ATIIXP_IDE_PIO_TIMING           0x40
  19 #define ATIIXP_IDE_MDMA_TIMING          0x44
  20 #define ATIIXP_IDE_PIO_CONTROL          0x48
  21 #define ATIIXP_IDE_PIO_MODE             0x4a
  22 #define ATIIXP_IDE_UDMA_CONTROL         0x54
  23 #define ATIIXP_IDE_UDMA_MODE            0x56
  24
  25 typedef struct {
  26         u8 command_width;
  27         u8 recover_width;
  28 } atiixp_ide_timing;
  29
  30 static atiixp_ide_timing pio_timing[] = {
  31         { 0x05, 0x0d },
  32         { 0x04, 0x07 },
  33         { 0x03, 0x04 },
  34         { 0x02, 0x02 },
  35         { 0x02, 0x00 },
  36 };
  37
  38 static atiixp_ide_timing mdma_timing[] = {
  39         { 0x07, 0x07 },
  40         { 0x02, 0x01 },
  41         { 0x02, 0x00 },
  42 };
  43
  44 static DEFINE_SPINLOCK(atiixp_lock);
  45
  46 /**
  47  *      atiixp_set_pio_mode     -       set host controller for PIO mode
  48  *      @drive: drive
  49  *      @pio: PIO mode number
  50  *
  51  *      Set the interface PIO mode.
  52  */
  53
  54 static void atiixp_set_pio_mode(ide_drive_t *drive, const u8 pio)
  55 {
  56         struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
  57         unsigned long flags;
  58         int timing_shift = (drive->dn & 2) ? 16 : 0 + (drive->dn & 1) ? 0 : 8;
  59         u32 pio_timing_data;
  60         u16 pio_mode_data;
  61
  62         spin_lock_irqsave(&atiixp_lock, flags);
  63
  64         pci_read_config_word(dev, ATIIXP_IDE_PIO_MODE, &pio_mode_data);
  65         pio_mode_data &= ~(0x07 << (drive->dn * 4));
  66         pio_mode_data |= (pio << (drive->dn * 4));
  67         pci_write_config_word(dev, ATIIXP_IDE_PIO_MODE, pio_mode_data);
  68
  69         pci_read_config_dword(dev, ATIIXP_IDE_PIO_TIMING, &pio_timing_data);
  70         pio_timing_data &= ~(0xff << timing_shift);
  71         pio_timing_data |= (pio_timing[pio].recover_width << timing_shift) |
  72                  (pio_timing[pio].command_width << (timing_shift + 4));
  73         pci_write_config_dword(dev, ATIIXP_IDE_PIO_TIMING, pio_timing_data);
  74
  75         spin_unlock_irqrestore(&atiixp_lock, flags);
  76 }
  77
  78 /**
  79  *      atiixp_set_dma_mode     -       set host controller for DMA mode
  80  *      @drive: drive
  81  *      @speed: DMA mode
  82  *
  83  *      Set a ATIIXP host controller to the desired DMA mode.  This involves
  84  *      programming the right timing data into the PCI configuration space.
  85  */
  86
  87 static void atiixp_set_dma_mode(ide_drive_t *drive, const u8 speed)
  88 {
  89         struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
  90         unsigned long flags;
  91         int timing_shift = (drive->dn & 2) ? 16 : 0 + (drive->dn & 1) ? 0 : 8;
  92         u32 tmp32;
  93         u16 tmp16;
  94         u16 udma_ctl = 0;
  95
  96         spin_lock_irqsave(&atiixp_lock, flags);
  97
  98         pci_read_config_word(dev, ATIIXP_IDE_UDMA_CONTROL, &udma_ctl);
  99
 100         if (speed >= XFER_UDMA_0) {
 101                 pci_read_config_word(dev, ATIIXP_IDE_UDMA_MODE, &tmp16);
 102                 tmp16 &= ~(0x07 << (drive->dn * 4));
 103                 tmp16 |= ((speed & 0x07) << (drive->dn * 4));
 104                 pci_write_config_word(dev, ATIIXP_IDE_UDMA_MODE, tmp16);
 105
 106                 udma_ctl |= (1 << drive->dn);
 107         } else if (speed >= XFER_MW_DMA_0) {
 108                 u8 i = speed & 0x03;
 109
 110                 pci_read_config_dword(dev, ATIIXP_IDE_MDMA_TIMING, &tmp32);
 111                 tmp32 &= ~(0xff << timing_shift);
 112                 tmp32 |= (mdma_timing[i].recover_width << timing_shift) |
 113                          (mdma_timing[i].command_width << (timing_shift + 4));
 114                 pci_write_config_dword(dev, ATIIXP_IDE_MDMA_TIMING, tmp32);
 115
 116                 udma_ctl &= ~(1 << drive->dn);
 117         }
 118
 119         pci_write_config_word(dev, ATIIXP_IDE_UDMA_CONTROL, udma_ctl);
 120
 121         spin_unlock_irqrestore(&atiixp_lock, flags);
 122 }
 123
 124 /**
 125  *      init_hwif_atiixp                -       fill in the hwif for the ATIIXP
 126  *      @hwif: IDE interface
 127  *
 128  *      Set up the ide_hwif_t for the ATIIXP interface according to the
 129  *      capabilities of the hardware.
 130  */
 131
 132 static void __devinit init_hwif_atiixp(ide_hwif_t *hwif)
 133 {
 134         struct pci_dev *pdev = to_pci_dev(hwif->dev);
 135         u8 udma_mode = 0, ch = hwif->channel;
 136
 137         hwif->set_pio_mode = &atiixp_set_pio_mode;
 138         hwif->set_dma_mode = &atiixp_set_dma_mode;
 139
 140         if (!hwif->dma_base)
 141                 return;
 142
 143         pci_read_config_byte(pdev, ATIIXP_IDE_UDMA_MODE + ch, &udma_mode);
 144
 145         if ((udma_mode & 0x07) >= 0x04 || (udma_mode & 0x70) >= 0x40)
 146                 hwif->cbl = ATA_CBL_PATA80;
 147         else
 148                 hwif->cbl = ATA_CBL_PATA40;
 149 }
 150
 151 static const struct ide_port_info atiixp_pci_info[] __devinitdata = {
 152         {       /* 0 */
 153                 .name           = "ATIIXP",
 154                 .init_hwif      = init_hwif_atiixp,
 155                 .enablebits     = {{0x48,0x01,0x00}, {0x48,0x08,0x00}},
 156                 .host_flags     = IDE_HFLAG_LEGACY_IRQS | IDE_HFLAG_BOOTABLE,
 157                 .pio_mask       = ATA_PIO4,
 158                 .mwdma_mask     = ATA_MWDMA2,
 159                 .udma_mask      = ATA_UDMA5,
 160         },{     /* 1 */
 161                 .name           = "SB600_PATA",
 162                 .init_hwif      = init_hwif_atiixp,
 163                 .enablebits     = {{0x48,0x01,0x00}, {0x00,0x00,0x00}},
 164                 .host_flags     = IDE_HFLAG_SINGLE | IDE_HFLAG_LEGACY_IRQS |
 165                                   IDE_HFLAG_BOOTABLE,
 166                 .pio_mask       = ATA_PIO4,
 167                 .mwdma_mask     = ATA_MWDMA2,
 168                 .udma_mask      = ATA_UDMA5,
 169         },
 170 };
 171
 172 /**
 173  *      atiixp_init_one -       called when a ATIIXP is found
 174  *      @dev: the atiixp device
 175  *      @id: the matching pci id
 176  *
 177  *      Called when the PCI registration layer (or the IDE initialization)
 178  *      finds a device matching our IDE device tables.
 179  */
 180
 181 static int __devinit atiixp_init_one(struct pci_dev *dev, const struct pci_device_id *id)
 182 {
 183         return ide_setup_pci_device(dev, &atiixp_pci_info[id->driver_data]);
 184 }
 185
 186 static const struct pci_device_id atiixp_pci_tbl[] = {
 187         { PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP200_IDE), 0 },
 188         { PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP300_IDE), 0 },
 189         { PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP400_IDE), 0 },
 190         { PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP600_IDE), 1 },
 191         { PCI_VDEVICE(ATI, PCI_DEVICE_ID_ATI_IXP700_IDE), 0 },
 192         { 0, },
 193 };
 194 MODULE_DEVICE_TABLE(pci, atiixp_pci_tbl);
 195
 196 static struct pci_driver driver = {
 197         .name           = "ATIIXP_IDE",
 198         .id_table       = atiixp_pci_tbl,
 199         .probe          = atiixp_init_one,
 200 };
 201
 202 static int __init atiixp_ide_init(void)
 203 {
 204         return ide_pci_register_driver(&driver);
 205 }
 206
 207 module_init(atiixp_ide_init);
 208
 209 MODULE_AUTHOR("HUI YU");
 210 MODULE_DESCRIPTION("PCI driver module for ATI IXP IDE");
 211 MODULE_LICENSE("GPL");