2 * Kernel-based Virtual Machine driver for Linux
6 * Copyright (C) 2006 Qumranet, Inc.
9 * Yaniv Kamay <yaniv@qumranet.com>
10 * Avi Kivity <avi@qumranet.com>
12 * This work is licensed under the terms of the GNU GPL, version 2. See
13 * the COPYING file in the top-level directory.
18 #include "x86_emulate.h"
21 #include <linux/module.h>
22 #include <linux/kernel.h>
23 #include <linux/vmalloc.h>
24 #include <linux/highmem.h>
25 #include <linux/sched.h>
29 MODULE_AUTHOR("Qumranet");
30 MODULE_LICENSE("GPL");
32 #define IOPM_ALLOC_ORDER 2
33 #define MSRPM_ALLOC_ORDER 1
39 #define DR7_GD_MASK (1 << 13)
40 #define DR6_BD_MASK (1 << 13)
42 #define SEG_TYPE_LDT 2
43 #define SEG_TYPE_BUSY_TSS16 3
45 #define KVM_EFER_LMA (1 << 10)
46 #define KVM_EFER_LME (1 << 8)
48 #define SVM_FEATURE_NPT (1 << 0)
49 #define SVM_FEATURE_LBRV (1 << 1)
50 #define SVM_DEATURE_SVML (1 << 2)
52 static void kvm_reput_irq(struct vcpu_svm
*svm
);
54 static inline struct vcpu_svm
*to_svm(struct kvm_vcpu
*vcpu
)
56 return container_of(vcpu
, struct vcpu_svm
, vcpu
);
59 unsigned long iopm_base
;
60 unsigned long msrpm_base
;
62 struct kvm_ldttss_desc
{
65 unsigned base1
: 8, type
: 5, dpl
: 2, p
: 1;
66 unsigned limit1
: 4, zero0
: 3, g
: 1, base2
: 8;
69 } __attribute__((packed
));
77 struct kvm_ldttss_desc
*tss_desc
;
79 struct page
*save_area
;
82 static DEFINE_PER_CPU(struct svm_cpu_data
*, svm_data
);
83 static uint32_t svm_features
;
85 struct svm_init_data
{
90 static u32 msrpm_ranges
[] = {0, 0xc0000000, 0xc0010000};
92 #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges)
93 #define MSRS_RANGE_SIZE 2048
94 #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2)
96 #define MAX_INST_SIZE 15
98 static inline u32
svm_has(u32 feat
)
100 return svm_features
& feat
;
103 static inline u8
pop_irq(struct kvm_vcpu
*vcpu
)
105 int word_index
= __ffs(vcpu
->irq_summary
);
106 int bit_index
= __ffs(vcpu
->irq_pending
[word_index
]);
107 int irq
= word_index
* BITS_PER_LONG
+ bit_index
;
109 clear_bit(bit_index
, &vcpu
->irq_pending
[word_index
]);
110 if (!vcpu
->irq_pending
[word_index
])
111 clear_bit(word_index
, &vcpu
->irq_summary
);
115 static inline void push_irq(struct kvm_vcpu
*vcpu
, u8 irq
)
117 set_bit(irq
, vcpu
->irq_pending
);
118 set_bit(irq
/ BITS_PER_LONG
, &vcpu
->irq_summary
);
121 static inline void clgi(void)
123 asm volatile (SVM_CLGI
);
126 static inline void stgi(void)
128 asm volatile (SVM_STGI
);
131 static inline void invlpga(unsigned long addr
, u32 asid
)
133 asm volatile (SVM_INVLPGA :: "a"(addr
), "c"(asid
));
136 static inline unsigned long kvm_read_cr2(void)
140 asm volatile ("mov %%cr2, %0" : "=r" (cr2
));
144 static inline void kvm_write_cr2(unsigned long val
)
146 asm volatile ("mov %0, %%cr2" :: "r" (val
));
149 static inline unsigned long read_dr6(void)
153 asm volatile ("mov %%dr6, %0" : "=r" (dr6
));
157 static inline void write_dr6(unsigned long val
)
159 asm volatile ("mov %0, %%dr6" :: "r" (val
));
162 static inline unsigned long read_dr7(void)
166 asm volatile ("mov %%dr7, %0" : "=r" (dr7
));
170 static inline void write_dr7(unsigned long val
)
172 asm volatile ("mov %0, %%dr7" :: "r" (val
));
175 static inline void force_new_asid(struct kvm_vcpu
*vcpu
)
177 to_svm(vcpu
)->asid_generation
--;
180 static inline void flush_guest_tlb(struct kvm_vcpu
*vcpu
)
182 force_new_asid(vcpu
);
185 static void svm_set_efer(struct kvm_vcpu
*vcpu
, u64 efer
)
187 if (!(efer
& KVM_EFER_LMA
))
188 efer
&= ~KVM_EFER_LME
;
190 to_svm(vcpu
)->vmcb
->save
.efer
= efer
| MSR_EFER_SVME_MASK
;
191 vcpu
->shadow_efer
= efer
;
194 static void svm_inject_gp(struct kvm_vcpu
*vcpu
, unsigned error_code
)
196 struct vcpu_svm
*svm
= to_svm(vcpu
);
198 svm
->vmcb
->control
.event_inj
= SVM_EVTINJ_VALID
|
199 SVM_EVTINJ_VALID_ERR
|
200 SVM_EVTINJ_TYPE_EXEPT
|
202 svm
->vmcb
->control
.event_inj_err
= error_code
;
205 static void inject_ud(struct kvm_vcpu
*vcpu
)
207 to_svm(vcpu
)->vmcb
->control
.event_inj
= SVM_EVTINJ_VALID
|
208 SVM_EVTINJ_TYPE_EXEPT
|
212 static int is_page_fault(uint32_t info
)
214 info
&= SVM_EVTINJ_VEC_MASK
| SVM_EVTINJ_TYPE_MASK
| SVM_EVTINJ_VALID
;
215 return info
== (PF_VECTOR
| SVM_EVTINJ_VALID
| SVM_EVTINJ_TYPE_EXEPT
);
218 static int is_external_interrupt(u32 info
)
220 info
&= SVM_EVTINJ_TYPE_MASK
| SVM_EVTINJ_VALID
;
221 return info
== (SVM_EVTINJ_VALID
| SVM_EVTINJ_TYPE_INTR
);
224 static void skip_emulated_instruction(struct kvm_vcpu
*vcpu
)
226 struct vcpu_svm
*svm
= to_svm(vcpu
);
228 if (!svm
->next_rip
) {
229 printk(KERN_DEBUG
"%s: NOP\n", __FUNCTION__
);
232 if (svm
->next_rip
- svm
->vmcb
->save
.rip
> MAX_INST_SIZE
) {
233 printk(KERN_ERR
"%s: ip 0x%llx next 0x%llx\n",
239 vcpu
->rip
= svm
->vmcb
->save
.rip
= svm
->next_rip
;
240 svm
->vmcb
->control
.int_state
&= ~SVM_INTERRUPT_SHADOW_MASK
;
242 vcpu
->interrupt_window_open
= 1;
245 static int has_svm(void)
247 uint32_t eax
, ebx
, ecx
, edx
;
249 if (boot_cpu_data
.x86_vendor
!= X86_VENDOR_AMD
) {
250 printk(KERN_INFO
"has_svm: not amd\n");
254 cpuid(0x80000000, &eax
, &ebx
, &ecx
, &edx
);
255 if (eax
< SVM_CPUID_FUNC
) {
256 printk(KERN_INFO
"has_svm: can't execute cpuid_8000000a\n");
260 cpuid(0x80000001, &eax
, &ebx
, &ecx
, &edx
);
261 if (!(ecx
& (1 << SVM_CPUID_FEATURE_SHIFT
))) {
262 printk(KERN_DEBUG
"has_svm: svm not available\n");
268 static void svm_hardware_disable(void *garbage
)
270 struct svm_cpu_data
*svm_data
271 = per_cpu(svm_data
, raw_smp_processor_id());
276 wrmsrl(MSR_VM_HSAVE_PA
, 0);
277 rdmsrl(MSR_EFER
, efer
);
278 wrmsrl(MSR_EFER
, efer
& ~MSR_EFER_SVME_MASK
);
279 per_cpu(svm_data
, raw_smp_processor_id()) = NULL
;
280 __free_page(svm_data
->save_area
);
285 static void svm_hardware_enable(void *garbage
)
288 struct svm_cpu_data
*svm_data
;
291 struct desc_ptr gdt_descr
;
293 struct Xgt_desc_struct gdt_descr
;
295 struct desc_struct
*gdt
;
296 int me
= raw_smp_processor_id();
299 printk(KERN_ERR
"svm_cpu_init: err EOPNOTSUPP on %d\n", me
);
302 svm_data
= per_cpu(svm_data
, me
);
305 printk(KERN_ERR
"svm_cpu_init: svm_data is NULL on %d\n",
310 svm_data
->asid_generation
= 1;
311 svm_data
->max_asid
= cpuid_ebx(SVM_CPUID_FUNC
) - 1;
312 svm_data
->next_asid
= svm_data
->max_asid
+ 1;
313 svm_features
= cpuid_edx(SVM_CPUID_FUNC
);
315 asm volatile ( "sgdt %0" : "=m"(gdt_descr
) );
316 gdt
= (struct desc_struct
*)gdt_descr
.address
;
317 svm_data
->tss_desc
= (struct kvm_ldttss_desc
*)(gdt
+ GDT_ENTRY_TSS
);
319 rdmsrl(MSR_EFER
, efer
);
320 wrmsrl(MSR_EFER
, efer
| MSR_EFER_SVME_MASK
);
322 wrmsrl(MSR_VM_HSAVE_PA
,
323 page_to_pfn(svm_data
->save_area
) << PAGE_SHIFT
);
326 static int svm_cpu_init(int cpu
)
328 struct svm_cpu_data
*svm_data
;
331 svm_data
= kzalloc(sizeof(struct svm_cpu_data
), GFP_KERNEL
);
335 svm_data
->save_area
= alloc_page(GFP_KERNEL
);
337 if (!svm_data
->save_area
)
340 per_cpu(svm_data
, cpu
) = svm_data
;
350 static void set_msr_interception(u32
*msrpm
, unsigned msr
,
355 for (i
= 0; i
< NUM_MSR_MAPS
; i
++) {
356 if (msr
>= msrpm_ranges
[i
] &&
357 msr
< msrpm_ranges
[i
] + MSRS_IN_RANGE
) {
358 u32 msr_offset
= (i
* MSRS_IN_RANGE
+ msr
-
359 msrpm_ranges
[i
]) * 2;
361 u32
*base
= msrpm
+ (msr_offset
/ 32);
362 u32 msr_shift
= msr_offset
% 32;
363 u32 mask
= ((write
) ? 0 : 2) | ((read
) ? 0 : 1);
364 *base
= (*base
& ~(0x3 << msr_shift
)) |
372 static __init
int svm_hardware_setup(void)
375 struct page
*iopm_pages
;
376 struct page
*msrpm_pages
;
377 void *iopm_va
, *msrpm_va
;
380 iopm_pages
= alloc_pages(GFP_KERNEL
, IOPM_ALLOC_ORDER
);
385 iopm_va
= page_address(iopm_pages
);
386 memset(iopm_va
, 0xff, PAGE_SIZE
* (1 << IOPM_ALLOC_ORDER
));
387 clear_bit(0x80, iopm_va
); /* allow direct access to PC debug port */
388 iopm_base
= page_to_pfn(iopm_pages
) << PAGE_SHIFT
;
391 msrpm_pages
= alloc_pages(GFP_KERNEL
, MSRPM_ALLOC_ORDER
);
397 msrpm_va
= page_address(msrpm_pages
);
398 memset(msrpm_va
, 0xff, PAGE_SIZE
* (1 << MSRPM_ALLOC_ORDER
));
399 msrpm_base
= page_to_pfn(msrpm_pages
) << PAGE_SHIFT
;
402 set_msr_interception(msrpm_va
, MSR_GS_BASE
, 1, 1);
403 set_msr_interception(msrpm_va
, MSR_FS_BASE
, 1, 1);
404 set_msr_interception(msrpm_va
, MSR_KERNEL_GS_BASE
, 1, 1);
405 set_msr_interception(msrpm_va
, MSR_LSTAR
, 1, 1);
406 set_msr_interception(msrpm_va
, MSR_CSTAR
, 1, 1);
407 set_msr_interception(msrpm_va
, MSR_SYSCALL_MASK
, 1, 1);
409 set_msr_interception(msrpm_va
, MSR_K6_STAR
, 1, 1);
410 set_msr_interception(msrpm_va
, MSR_IA32_SYSENTER_CS
, 1, 1);
411 set_msr_interception(msrpm_va
, MSR_IA32_SYSENTER_ESP
, 1, 1);
412 set_msr_interception(msrpm_va
, MSR_IA32_SYSENTER_EIP
, 1, 1);
414 for_each_online_cpu(cpu
) {
415 r
= svm_cpu_init(cpu
);
422 __free_pages(msrpm_pages
, MSRPM_ALLOC_ORDER
);
425 __free_pages(iopm_pages
, IOPM_ALLOC_ORDER
);
430 static __exit
void svm_hardware_unsetup(void)
432 __free_pages(pfn_to_page(msrpm_base
>> PAGE_SHIFT
), MSRPM_ALLOC_ORDER
);
433 __free_pages(pfn_to_page(iopm_base
>> PAGE_SHIFT
), IOPM_ALLOC_ORDER
);
434 iopm_base
= msrpm_base
= 0;
437 static void init_seg(struct vmcb_seg
*seg
)
440 seg
->attrib
= SVM_SELECTOR_P_MASK
| SVM_SELECTOR_S_MASK
|
441 SVM_SELECTOR_WRITE_MASK
; /* Read/Write Data Segment */
446 static void init_sys_seg(struct vmcb_seg
*seg
, uint32_t type
)
449 seg
->attrib
= SVM_SELECTOR_P_MASK
| type
;
454 static void init_vmcb(struct vmcb
*vmcb
)
456 struct vmcb_control_area
*control
= &vmcb
->control
;
457 struct vmcb_save_area
*save
= &vmcb
->save
;
459 control
->intercept_cr_read
= INTERCEPT_CR0_MASK
|
463 control
->intercept_cr_write
= INTERCEPT_CR0_MASK
|
467 control
->intercept_dr_read
= INTERCEPT_DR0_MASK
|
472 control
->intercept_dr_write
= INTERCEPT_DR0_MASK
|
479 control
->intercept_exceptions
= 1 << PF_VECTOR
;
482 control
->intercept
= (1ULL << INTERCEPT_INTR
) |
483 (1ULL << INTERCEPT_NMI
) |
484 (1ULL << INTERCEPT_SMI
) |
486 * selective cr0 intercept bug?
487 * 0: 0f 22 d8 mov %eax,%cr3
488 * 3: 0f 20 c0 mov %cr0,%eax
489 * 6: 0d 00 00 00 80 or $0x80000000,%eax
490 * b: 0f 22 c0 mov %eax,%cr0
491 * set cr3 ->interception
492 * get cr0 ->interception
493 * set cr0 -> no interception
495 /* (1ULL << INTERCEPT_SELECTIVE_CR0) | */
496 (1ULL << INTERCEPT_CPUID
) |
497 (1ULL << INTERCEPT_HLT
) |
498 (1ULL << INTERCEPT_INVLPGA
) |
499 (1ULL << INTERCEPT_IOIO_PROT
) |
500 (1ULL << INTERCEPT_MSR_PROT
) |
501 (1ULL << INTERCEPT_TASK_SWITCH
) |
502 (1ULL << INTERCEPT_SHUTDOWN
) |
503 (1ULL << INTERCEPT_VMRUN
) |
504 (1ULL << INTERCEPT_VMMCALL
) |
505 (1ULL << INTERCEPT_VMLOAD
) |
506 (1ULL << INTERCEPT_VMSAVE
) |
507 (1ULL << INTERCEPT_STGI
) |
508 (1ULL << INTERCEPT_CLGI
) |
509 (1ULL << INTERCEPT_SKINIT
) |
510 (1ULL << INTERCEPT_MONITOR
) |
511 (1ULL << INTERCEPT_MWAIT
);
513 control
->iopm_base_pa
= iopm_base
;
514 control
->msrpm_base_pa
= msrpm_base
;
515 control
->tsc_offset
= 0;
516 control
->int_ctl
= V_INTR_MASKING_MASK
;
524 save
->cs
.selector
= 0xf000;
525 /* Executable/Readable Code Segment */
526 save
->cs
.attrib
= SVM_SELECTOR_READ_MASK
| SVM_SELECTOR_P_MASK
|
527 SVM_SELECTOR_S_MASK
| SVM_SELECTOR_CODE_MASK
;
528 save
->cs
.limit
= 0xffff;
530 * cs.base should really be 0xffff0000, but vmx can't handle that, so
531 * be consistent with it.
533 * Replace when we have real mode working for vmx.
535 save
->cs
.base
= 0xf0000;
537 save
->gdtr
.limit
= 0xffff;
538 save
->idtr
.limit
= 0xffff;
540 init_sys_seg(&save
->ldtr
, SEG_TYPE_LDT
);
541 init_sys_seg(&save
->tr
, SEG_TYPE_BUSY_TSS16
);
543 save
->efer
= MSR_EFER_SVME_MASK
;
545 save
->dr6
= 0xffff0ff0;
548 save
->rip
= 0x0000fff0;
551 * cr0 val on cpu init should be 0x60000010, we enable cpu
552 * cache by default. the orderly way is to enable cache in bios.
554 save
->cr0
= 0x00000010 | X86_CR0_PG
| X86_CR0_WP
;
555 save
->cr4
= X86_CR4_PAE
;
559 static void svm_vcpu_reset(struct kvm_vcpu
*vcpu
)
561 struct vcpu_svm
*svm
= to_svm(vcpu
);
563 init_vmcb(svm
->vmcb
);
565 if (vcpu
->vcpu_id
!= 0) {
566 svm
->vmcb
->save
.rip
= 0;
567 svm
->vmcb
->save
.cs
.base
= svm
->vcpu
.sipi_vector
<< 12;
568 svm
->vmcb
->save
.cs
.selector
= svm
->vcpu
.sipi_vector
<< 8;
572 static struct kvm_vcpu
*svm_create_vcpu(struct kvm
*kvm
, unsigned int id
)
574 struct vcpu_svm
*svm
;
578 svm
= kmem_cache_zalloc(kvm_vcpu_cache
, GFP_KERNEL
);
584 err
= kvm_vcpu_init(&svm
->vcpu
, kvm
, id
);
588 if (irqchip_in_kernel(kvm
)) {
589 err
= kvm_create_lapic(&svm
->vcpu
);
594 page
= alloc_page(GFP_KERNEL
);
600 svm
->vmcb
= page_address(page
);
601 clear_page(svm
->vmcb
);
602 svm
->vmcb_pa
= page_to_pfn(page
) << PAGE_SHIFT
;
603 svm
->asid_generation
= 0;
604 memset(svm
->db_regs
, 0, sizeof(svm
->db_regs
));
605 init_vmcb(svm
->vmcb
);
608 svm
->vcpu
.fpu_active
= 1;
609 svm
->vcpu
.apic_base
= 0xfee00000 | MSR_IA32_APICBASE_ENABLE
;
610 if (svm
->vcpu
.vcpu_id
== 0)
611 svm
->vcpu
.apic_base
|= MSR_IA32_APICBASE_BSP
;
616 kvm_vcpu_uninit(&svm
->vcpu
);
618 kmem_cache_free(kvm_vcpu_cache
, svm
);
623 static void svm_free_vcpu(struct kvm_vcpu
*vcpu
)
625 struct vcpu_svm
*svm
= to_svm(vcpu
);
627 __free_page(pfn_to_page(svm
->vmcb_pa
>> PAGE_SHIFT
));
628 kvm_vcpu_uninit(vcpu
);
629 kmem_cache_free(kvm_vcpu_cache
, svm
);
632 static void svm_vcpu_load(struct kvm_vcpu
*vcpu
, int cpu
)
634 struct vcpu_svm
*svm
= to_svm(vcpu
);
637 if (unlikely(cpu
!= vcpu
->cpu
)) {
641 * Make sure that the guest sees a monotonically
645 delta
= vcpu
->host_tsc
- tsc_this
;
646 svm
->vmcb
->control
.tsc_offset
+= delta
;
648 kvm_migrate_apic_timer(vcpu
);
651 for (i
= 0; i
< NR_HOST_SAVE_USER_MSRS
; i
++)
652 rdmsrl(host_save_user_msrs
[i
], svm
->host_user_msrs
[i
]);
655 static void svm_vcpu_put(struct kvm_vcpu
*vcpu
)
657 struct vcpu_svm
*svm
= to_svm(vcpu
);
660 for (i
= 0; i
< NR_HOST_SAVE_USER_MSRS
; i
++)
661 wrmsrl(host_save_user_msrs
[i
], svm
->host_user_msrs
[i
]);
663 rdtscll(vcpu
->host_tsc
);
666 static void svm_vcpu_decache(struct kvm_vcpu
*vcpu
)
670 static void svm_cache_regs(struct kvm_vcpu
*vcpu
)
672 struct vcpu_svm
*svm
= to_svm(vcpu
);
674 vcpu
->regs
[VCPU_REGS_RAX
] = svm
->vmcb
->save
.rax
;
675 vcpu
->regs
[VCPU_REGS_RSP
] = svm
->vmcb
->save
.rsp
;
676 vcpu
->rip
= svm
->vmcb
->save
.rip
;
679 static void svm_decache_regs(struct kvm_vcpu
*vcpu
)
681 struct vcpu_svm
*svm
= to_svm(vcpu
);
682 svm
->vmcb
->save
.rax
= vcpu
->regs
[VCPU_REGS_RAX
];
683 svm
->vmcb
->save
.rsp
= vcpu
->regs
[VCPU_REGS_RSP
];
684 svm
->vmcb
->save
.rip
= vcpu
->rip
;
687 static unsigned long svm_get_rflags(struct kvm_vcpu
*vcpu
)
689 return to_svm(vcpu
)->vmcb
->save
.rflags
;
692 static void svm_set_rflags(struct kvm_vcpu
*vcpu
, unsigned long rflags
)
694 to_svm(vcpu
)->vmcb
->save
.rflags
= rflags
;
697 static struct vmcb_seg
*svm_seg(struct kvm_vcpu
*vcpu
, int seg
)
699 struct vmcb_save_area
*save
= &to_svm(vcpu
)->vmcb
->save
;
702 case VCPU_SREG_CS
: return &save
->cs
;
703 case VCPU_SREG_DS
: return &save
->ds
;
704 case VCPU_SREG_ES
: return &save
->es
;
705 case VCPU_SREG_FS
: return &save
->fs
;
706 case VCPU_SREG_GS
: return &save
->gs
;
707 case VCPU_SREG_SS
: return &save
->ss
;
708 case VCPU_SREG_TR
: return &save
->tr
;
709 case VCPU_SREG_LDTR
: return &save
->ldtr
;
715 static u64
svm_get_segment_base(struct kvm_vcpu
*vcpu
, int seg
)
717 struct vmcb_seg
*s
= svm_seg(vcpu
, seg
);
722 static void svm_get_segment(struct kvm_vcpu
*vcpu
,
723 struct kvm_segment
*var
, int seg
)
725 struct vmcb_seg
*s
= svm_seg(vcpu
, seg
);
728 var
->limit
= s
->limit
;
729 var
->selector
= s
->selector
;
730 var
->type
= s
->attrib
& SVM_SELECTOR_TYPE_MASK
;
731 var
->s
= (s
->attrib
>> SVM_SELECTOR_S_SHIFT
) & 1;
732 var
->dpl
= (s
->attrib
>> SVM_SELECTOR_DPL_SHIFT
) & 3;
733 var
->present
= (s
->attrib
>> SVM_SELECTOR_P_SHIFT
) & 1;
734 var
->avl
= (s
->attrib
>> SVM_SELECTOR_AVL_SHIFT
) & 1;
735 var
->l
= (s
->attrib
>> SVM_SELECTOR_L_SHIFT
) & 1;
736 var
->db
= (s
->attrib
>> SVM_SELECTOR_DB_SHIFT
) & 1;
737 var
->g
= (s
->attrib
>> SVM_SELECTOR_G_SHIFT
) & 1;
738 var
->unusable
= !var
->present
;
741 static void svm_get_idt(struct kvm_vcpu
*vcpu
, struct descriptor_table
*dt
)
743 struct vcpu_svm
*svm
= to_svm(vcpu
);
745 dt
->limit
= svm
->vmcb
->save
.idtr
.limit
;
746 dt
->base
= svm
->vmcb
->save
.idtr
.base
;
749 static void svm_set_idt(struct kvm_vcpu
*vcpu
, struct descriptor_table
*dt
)
751 struct vcpu_svm
*svm
= to_svm(vcpu
);
753 svm
->vmcb
->save
.idtr
.limit
= dt
->limit
;
754 svm
->vmcb
->save
.idtr
.base
= dt
->base
;
757 static void svm_get_gdt(struct kvm_vcpu
*vcpu
, struct descriptor_table
*dt
)
759 struct vcpu_svm
*svm
= to_svm(vcpu
);
761 dt
->limit
= svm
->vmcb
->save
.gdtr
.limit
;
762 dt
->base
= svm
->vmcb
->save
.gdtr
.base
;
765 static void svm_set_gdt(struct kvm_vcpu
*vcpu
, struct descriptor_table
*dt
)
767 struct vcpu_svm
*svm
= to_svm(vcpu
);
769 svm
->vmcb
->save
.gdtr
.limit
= dt
->limit
;
770 svm
->vmcb
->save
.gdtr
.base
= dt
->base
;
773 static void svm_decache_cr4_guest_bits(struct kvm_vcpu
*vcpu
)
777 static void svm_set_cr0(struct kvm_vcpu
*vcpu
, unsigned long cr0
)
779 struct vcpu_svm
*svm
= to_svm(vcpu
);
782 if (vcpu
->shadow_efer
& KVM_EFER_LME
) {
783 if (!is_paging(vcpu
) && (cr0
& X86_CR0_PG
)) {
784 vcpu
->shadow_efer
|= KVM_EFER_LMA
;
785 svm
->vmcb
->save
.efer
|= KVM_EFER_LMA
| KVM_EFER_LME
;
788 if (is_paging(vcpu
) && !(cr0
& X86_CR0_PG
) ) {
789 vcpu
->shadow_efer
&= ~KVM_EFER_LMA
;
790 svm
->vmcb
->save
.efer
&= ~(KVM_EFER_LMA
| KVM_EFER_LME
);
794 if ((vcpu
->cr0
& X86_CR0_TS
) && !(cr0
& X86_CR0_TS
)) {
795 svm
->vmcb
->control
.intercept_exceptions
&= ~(1 << NM_VECTOR
);
796 vcpu
->fpu_active
= 1;
800 cr0
|= X86_CR0_PG
| X86_CR0_WP
;
801 cr0
&= ~(X86_CR0_CD
| X86_CR0_NW
);
802 svm
->vmcb
->save
.cr0
= cr0
;
805 static void svm_set_cr4(struct kvm_vcpu
*vcpu
, unsigned long cr4
)
808 to_svm(vcpu
)->vmcb
->save
.cr4
= cr4
| X86_CR4_PAE
;
811 static void svm_set_segment(struct kvm_vcpu
*vcpu
,
812 struct kvm_segment
*var
, int seg
)
814 struct vcpu_svm
*svm
= to_svm(vcpu
);
815 struct vmcb_seg
*s
= svm_seg(vcpu
, seg
);
818 s
->limit
= var
->limit
;
819 s
->selector
= var
->selector
;
823 s
->attrib
= (var
->type
& SVM_SELECTOR_TYPE_MASK
);
824 s
->attrib
|= (var
->s
& 1) << SVM_SELECTOR_S_SHIFT
;
825 s
->attrib
|= (var
->dpl
& 3) << SVM_SELECTOR_DPL_SHIFT
;
826 s
->attrib
|= (var
->present
& 1) << SVM_SELECTOR_P_SHIFT
;
827 s
->attrib
|= (var
->avl
& 1) << SVM_SELECTOR_AVL_SHIFT
;
828 s
->attrib
|= (var
->l
& 1) << SVM_SELECTOR_L_SHIFT
;
829 s
->attrib
|= (var
->db
& 1) << SVM_SELECTOR_DB_SHIFT
;
830 s
->attrib
|= (var
->g
& 1) << SVM_SELECTOR_G_SHIFT
;
832 if (seg
== VCPU_SREG_CS
)
834 = (svm
->vmcb
->save
.cs
.attrib
835 >> SVM_SELECTOR_DPL_SHIFT
) & 3;
841 svm(vcpu)->vmcb->control.int_ctl &= ~V_TPR_MASK;
842 svm(vcpu)->vmcb->control.int_ctl |= (sregs->cr8 & V_TPR_MASK);
846 static int svm_guest_debug(struct kvm_vcpu
*vcpu
, struct kvm_debug_guest
*dbg
)
851 static int svm_get_irq(struct kvm_vcpu
*vcpu
)
853 struct vcpu_svm
*svm
= to_svm(vcpu
);
854 u32 exit_int_info
= svm
->vmcb
->control
.exit_int_info
;
856 if (is_external_interrupt(exit_int_info
))
857 return exit_int_info
& SVM_EVTINJ_VEC_MASK
;
861 static void load_host_msrs(struct kvm_vcpu
*vcpu
)
864 wrmsrl(MSR_GS_BASE
, to_svm(vcpu
)->host_gs_base
);
868 static void save_host_msrs(struct kvm_vcpu
*vcpu
)
871 rdmsrl(MSR_GS_BASE
, to_svm(vcpu
)->host_gs_base
);
875 static void new_asid(struct vcpu_svm
*svm
, struct svm_cpu_data
*svm_data
)
877 if (svm_data
->next_asid
> svm_data
->max_asid
) {
878 ++svm_data
->asid_generation
;
879 svm_data
->next_asid
= 1;
880 svm
->vmcb
->control
.tlb_ctl
= TLB_CONTROL_FLUSH_ALL_ASID
;
883 svm
->vcpu
.cpu
= svm_data
->cpu
;
884 svm
->asid_generation
= svm_data
->asid_generation
;
885 svm
->vmcb
->control
.asid
= svm_data
->next_asid
++;
888 static unsigned long svm_get_dr(struct kvm_vcpu
*vcpu
, int dr
)
890 return to_svm(vcpu
)->db_regs
[dr
];
893 static void svm_set_dr(struct kvm_vcpu
*vcpu
, int dr
, unsigned long value
,
896 struct vcpu_svm
*svm
= to_svm(vcpu
);
900 if (svm
->vmcb
->save
.dr7
& DR7_GD_MASK
) {
901 svm
->vmcb
->save
.dr7
&= ~DR7_GD_MASK
;
902 svm
->vmcb
->save
.dr6
|= DR6_BD_MASK
;
903 *exception
= DB_VECTOR
;
909 svm
->db_regs
[dr
] = value
;
912 if (vcpu
->cr4
& X86_CR4_DE
) {
913 *exception
= UD_VECTOR
;
917 if (value
& ~((1ULL << 32) - 1)) {
918 *exception
= GP_VECTOR
;
921 svm
->vmcb
->save
.dr7
= value
;
925 printk(KERN_DEBUG
"%s: unexpected dr %u\n",
927 *exception
= UD_VECTOR
;
932 static int pf_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
934 u32 exit_int_info
= svm
->vmcb
->control
.exit_int_info
;
935 struct kvm
*kvm
= svm
->vcpu
.kvm
;
938 enum emulation_result er
;
941 if (!irqchip_in_kernel(kvm
) &&
942 is_external_interrupt(exit_int_info
))
943 push_irq(&svm
->vcpu
, exit_int_info
& SVM_EVTINJ_VEC_MASK
);
945 mutex_lock(&kvm
->lock
);
947 fault_address
= svm
->vmcb
->control
.exit_info_2
;
948 error_code
= svm
->vmcb
->control
.exit_info_1
;
949 r
= kvm_mmu_page_fault(&svm
->vcpu
, fault_address
, error_code
);
951 mutex_unlock(&kvm
->lock
);
955 mutex_unlock(&kvm
->lock
);
958 er
= emulate_instruction(&svm
->vcpu
, kvm_run
, fault_address
,
960 mutex_unlock(&kvm
->lock
);
965 case EMULATE_DO_MMIO
:
966 ++svm
->vcpu
.stat
.mmio_exits
;
969 kvm_report_emulation_failure(&svm
->vcpu
, "pagetable");
975 kvm_run
->exit_reason
= KVM_EXIT_UNKNOWN
;
979 static int nm_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
981 svm
->vmcb
->control
.intercept_exceptions
&= ~(1 << NM_VECTOR
);
982 if (!(svm
->vcpu
.cr0
& X86_CR0_TS
))
983 svm
->vmcb
->save
.cr0
&= ~X86_CR0_TS
;
984 svm
->vcpu
.fpu_active
= 1;
989 static int shutdown_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
992 * VMCB is undefined after a SHUTDOWN intercept
993 * so reinitialize it.
995 clear_page(svm
->vmcb
);
996 init_vmcb(svm
->vmcb
);
998 kvm_run
->exit_reason
= KVM_EXIT_SHUTDOWN
;
1002 static int io_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1004 u32 io_info
= svm
->vmcb
->control
.exit_info_1
; //address size bug?
1005 int size
, down
, in
, string
, rep
;
1008 ++svm
->vcpu
.stat
.io_exits
;
1010 svm
->next_rip
= svm
->vmcb
->control
.exit_info_2
;
1012 string
= (io_info
& SVM_IOIO_STR_MASK
) != 0;
1015 if (emulate_instruction(&svm
->vcpu
, kvm_run
, 0, 0) == EMULATE_DO_MMIO
)
1020 in
= (io_info
& SVM_IOIO_TYPE_MASK
) != 0;
1021 port
= io_info
>> 16;
1022 size
= (io_info
& SVM_IOIO_SIZE_MASK
) >> SVM_IOIO_SIZE_SHIFT
;
1023 rep
= (io_info
& SVM_IOIO_REP_MASK
) != 0;
1024 down
= (svm
->vmcb
->save
.rflags
& X86_EFLAGS_DF
) != 0;
1026 return kvm_emulate_pio(&svm
->vcpu
, kvm_run
, in
, size
, port
);
1029 static int nop_on_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1034 static int halt_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1036 svm
->next_rip
= svm
->vmcb
->save
.rip
+ 1;
1037 skip_emulated_instruction(&svm
->vcpu
);
1038 return kvm_emulate_halt(&svm
->vcpu
);
1041 static int vmmcall_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1043 svm
->next_rip
= svm
->vmcb
->save
.rip
+ 3;
1044 skip_emulated_instruction(&svm
->vcpu
);
1045 return kvm_hypercall(&svm
->vcpu
, kvm_run
);
1048 static int invalid_op_interception(struct vcpu_svm
*svm
,
1049 struct kvm_run
*kvm_run
)
1051 inject_ud(&svm
->vcpu
);
1055 static int task_switch_interception(struct vcpu_svm
*svm
,
1056 struct kvm_run
*kvm_run
)
1058 pr_unimpl(&svm
->vcpu
, "%s: task switch is unsupported\n", __FUNCTION__
);
1059 kvm_run
->exit_reason
= KVM_EXIT_UNKNOWN
;
1063 static int cpuid_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1065 svm
->next_rip
= svm
->vmcb
->save
.rip
+ 2;
1066 kvm_emulate_cpuid(&svm
->vcpu
);
1070 static int emulate_on_interception(struct vcpu_svm
*svm
,
1071 struct kvm_run
*kvm_run
)
1073 if (emulate_instruction(&svm
->vcpu
, NULL
, 0, 0) != EMULATE_DONE
)
1074 pr_unimpl(&svm
->vcpu
, "%s: failed\n", __FUNCTION__
);
1078 static int svm_get_msr(struct kvm_vcpu
*vcpu
, unsigned ecx
, u64
*data
)
1080 struct vcpu_svm
*svm
= to_svm(vcpu
);
1083 case MSR_IA32_TIME_STAMP_COUNTER
: {
1087 *data
= svm
->vmcb
->control
.tsc_offset
+ tsc
;
1091 *data
= svm
->vmcb
->save
.star
;
1093 #ifdef CONFIG_X86_64
1095 *data
= svm
->vmcb
->save
.lstar
;
1098 *data
= svm
->vmcb
->save
.cstar
;
1100 case MSR_KERNEL_GS_BASE
:
1101 *data
= svm
->vmcb
->save
.kernel_gs_base
;
1103 case MSR_SYSCALL_MASK
:
1104 *data
= svm
->vmcb
->save
.sfmask
;
1107 case MSR_IA32_SYSENTER_CS
:
1108 *data
= svm
->vmcb
->save
.sysenter_cs
;
1110 case MSR_IA32_SYSENTER_EIP
:
1111 *data
= svm
->vmcb
->save
.sysenter_eip
;
1113 case MSR_IA32_SYSENTER_ESP
:
1114 *data
= svm
->vmcb
->save
.sysenter_esp
;
1117 return kvm_get_msr_common(vcpu
, ecx
, data
);
1122 static int rdmsr_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1124 u32 ecx
= svm
->vcpu
.regs
[VCPU_REGS_RCX
];
1127 if (svm_get_msr(&svm
->vcpu
, ecx
, &data
))
1128 svm_inject_gp(&svm
->vcpu
, 0);
1130 svm
->vmcb
->save
.rax
= data
& 0xffffffff;
1131 svm
->vcpu
.regs
[VCPU_REGS_RDX
] = data
>> 32;
1132 svm
->next_rip
= svm
->vmcb
->save
.rip
+ 2;
1133 skip_emulated_instruction(&svm
->vcpu
);
1138 static int svm_set_msr(struct kvm_vcpu
*vcpu
, unsigned ecx
, u64 data
)
1140 struct vcpu_svm
*svm
= to_svm(vcpu
);
1143 case MSR_IA32_TIME_STAMP_COUNTER
: {
1147 svm
->vmcb
->control
.tsc_offset
= data
- tsc
;
1151 svm
->vmcb
->save
.star
= data
;
1153 #ifdef CONFIG_X86_64
1155 svm
->vmcb
->save
.lstar
= data
;
1158 svm
->vmcb
->save
.cstar
= data
;
1160 case MSR_KERNEL_GS_BASE
:
1161 svm
->vmcb
->save
.kernel_gs_base
= data
;
1163 case MSR_SYSCALL_MASK
:
1164 svm
->vmcb
->save
.sfmask
= data
;
1167 case MSR_IA32_SYSENTER_CS
:
1168 svm
->vmcb
->save
.sysenter_cs
= data
;
1170 case MSR_IA32_SYSENTER_EIP
:
1171 svm
->vmcb
->save
.sysenter_eip
= data
;
1173 case MSR_IA32_SYSENTER_ESP
:
1174 svm
->vmcb
->save
.sysenter_esp
= data
;
1177 return kvm_set_msr_common(vcpu
, ecx
, data
);
1182 static int wrmsr_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1184 u32 ecx
= svm
->vcpu
.regs
[VCPU_REGS_RCX
];
1185 u64 data
= (svm
->vmcb
->save
.rax
& -1u)
1186 | ((u64
)(svm
->vcpu
.regs
[VCPU_REGS_RDX
] & -1u) << 32);
1187 svm
->next_rip
= svm
->vmcb
->save
.rip
+ 2;
1188 if (svm_set_msr(&svm
->vcpu
, ecx
, data
))
1189 svm_inject_gp(&svm
->vcpu
, 0);
1191 skip_emulated_instruction(&svm
->vcpu
);
1195 static int msr_interception(struct vcpu_svm
*svm
, struct kvm_run
*kvm_run
)
1197 if (svm
->vmcb
->control
.exit_info_1
)
1198 return wrmsr_interception(svm
, kvm_run
);
1200 return rdmsr_interception(svm
, kvm_run
);
1203 static int interrupt_window_interception(struct vcpu_svm
*svm
,
1204 struct kvm_run
*kvm_run
)
1206 svm
->vmcb
->control
.intercept
&= ~(1ULL << INTERCEPT_VINTR
);
1207 svm
->vmcb
->control
.int_ctl
&= ~V_IRQ_MASK
;
1209 * If the user space waits to inject interrupts, exit as soon as
1212 if (kvm_run
->request_interrupt_window
&&
1213 !svm
->vcpu
.irq_summary
) {
1214 ++svm
->vcpu
.stat
.irq_window_exits
;
1215 kvm_run
->exit_reason
= KVM_EXIT_IRQ_WINDOW_OPEN
;
1222 static int (*svm_exit_handlers
[])(struct vcpu_svm
*svm
,
1223 struct kvm_run
*kvm_run
) = {
1224 [SVM_EXIT_READ_CR0
] = emulate_on_interception
,
1225 [SVM_EXIT_READ_CR3
] = emulate_on_interception
,
1226 [SVM_EXIT_READ_CR4
] = emulate_on_interception
,
1228 [SVM_EXIT_WRITE_CR0
] = emulate_on_interception
,
1229 [SVM_EXIT_WRITE_CR3
] = emulate_on_interception
,
1230 [SVM_EXIT_WRITE_CR4
] = emulate_on_interception
,
1231 [SVM_EXIT_READ_DR0
] = emulate_on_interception
,
1232 [SVM_EXIT_READ_DR1
] = emulate_on_interception
,
1233 [SVM_EXIT_READ_DR2
] = emulate_on_interception
,
1234 [SVM_EXIT_READ_DR3
] = emulate_on_interception
,
1235 [SVM_EXIT_WRITE_DR0
] = emulate_on_interception
,
1236 [SVM_EXIT_WRITE_DR1
] = emulate_on_interception
,
1237 [SVM_EXIT_WRITE_DR2
] = emulate_on_interception
,
1238 [SVM_EXIT_WRITE_DR3
] = emulate_on_interception
,
1239 [SVM_EXIT_WRITE_DR5
] = emulate_on_interception
,
1240 [SVM_EXIT_WRITE_DR7
] = emulate_on_interception
,
1241 [SVM_EXIT_EXCP_BASE
+ PF_VECTOR
] = pf_interception
,
1242 [SVM_EXIT_EXCP_BASE
+ NM_VECTOR
] = nm_interception
,
1243 [SVM_EXIT_INTR
] = nop_on_interception
,
1244 [SVM_EXIT_NMI
] = nop_on_interception
,
1245 [SVM_EXIT_SMI
] = nop_on_interception
,
1246 [SVM_EXIT_INIT
] = nop_on_interception
,
1247 [SVM_EXIT_VINTR
] = interrupt_window_interception
,
1248 /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */
1249 [SVM_EXIT_CPUID
] = cpuid_interception
,
1250 [SVM_EXIT_HLT
] = halt_interception
,
1251 [SVM_EXIT_INVLPG
] = emulate_on_interception
,
1252 [SVM_EXIT_INVLPGA
] = invalid_op_interception
,
1253 [SVM_EXIT_IOIO
] = io_interception
,
1254 [SVM_EXIT_MSR
] = msr_interception
,
1255 [SVM_EXIT_TASK_SWITCH
] = task_switch_interception
,
1256 [SVM_EXIT_SHUTDOWN
] = shutdown_interception
,
1257 [SVM_EXIT_VMRUN
] = invalid_op_interception
,
1258 [SVM_EXIT_VMMCALL
] = vmmcall_interception
,
1259 [SVM_EXIT_VMLOAD
] = invalid_op_interception
,
1260 [SVM_EXIT_VMSAVE
] = invalid_op_interception
,
1261 [SVM_EXIT_STGI
] = invalid_op_interception
,
1262 [SVM_EXIT_CLGI
] = invalid_op_interception
,
1263 [SVM_EXIT_SKINIT
] = invalid_op_interception
,
1264 [SVM_EXIT_MONITOR
] = invalid_op_interception
,
1265 [SVM_EXIT_MWAIT
] = invalid_op_interception
,
1269 static int handle_exit(struct kvm_run
*kvm_run
, struct kvm_vcpu
*vcpu
)
1271 struct vcpu_svm
*svm
= to_svm(vcpu
);
1272 u32 exit_code
= svm
->vmcb
->control
.exit_code
;
1276 if (svm
->vmcb
->control
.exit_code
== SVM_EXIT_ERR
) {
1277 kvm_run
->exit_reason
= KVM_EXIT_FAIL_ENTRY
;
1278 kvm_run
->fail_entry
.hardware_entry_failure_reason
1279 = svm
->vmcb
->control
.exit_code
;
1283 if (is_external_interrupt(svm
->vmcb
->control
.exit_int_info
) &&
1284 exit_code
!= SVM_EXIT_EXCP_BASE
+ PF_VECTOR
)
1285 printk(KERN_ERR
"%s: unexpected exit_ini_info 0x%x "
1287 __FUNCTION__
, svm
->vmcb
->control
.exit_int_info
,
1290 if (exit_code
>= ARRAY_SIZE(svm_exit_handlers
)
1291 || svm_exit_handlers
[exit_code
] == 0) {
1292 kvm_run
->exit_reason
= KVM_EXIT_UNKNOWN
;
1293 kvm_run
->hw
.hardware_exit_reason
= exit_code
;
1297 return svm_exit_handlers
[exit_code
](svm
, kvm_run
);
1300 static void reload_tss(struct kvm_vcpu
*vcpu
)
1302 int cpu
= raw_smp_processor_id();
1304 struct svm_cpu_data
*svm_data
= per_cpu(svm_data
, cpu
);
1305 svm_data
->tss_desc
->type
= 9; //available 32/64-bit TSS
1309 static void pre_svm_run(struct vcpu_svm
*svm
)
1311 int cpu
= raw_smp_processor_id();
1313 struct svm_cpu_data
*svm_data
= per_cpu(svm_data
, cpu
);
1315 svm
->vmcb
->control
.tlb_ctl
= TLB_CONTROL_DO_NOTHING
;
1316 if (svm
->vcpu
.cpu
!= cpu
||
1317 svm
->asid_generation
!= svm_data
->asid_generation
)
1318 new_asid(svm
, svm_data
);
1322 static inline void svm_inject_irq(struct vcpu_svm
*svm
, int irq
)
1324 struct vmcb_control_area
*control
;
1326 control
= &svm
->vmcb
->control
;
1327 control
->int_vector
= irq
;
1328 control
->int_ctl
&= ~V_INTR_PRIO_MASK
;
1329 control
->int_ctl
|= V_IRQ_MASK
|
1330 ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT
);
1333 static void svm_set_irq(struct kvm_vcpu
*vcpu
, int irq
)
1335 struct vcpu_svm
*svm
= to_svm(vcpu
);
1337 svm_inject_irq(svm
, irq
);
1340 static void svm_intr_assist(struct kvm_vcpu
*vcpu
)
1342 struct vcpu_svm
*svm
= to_svm(vcpu
);
1343 struct vmcb
*vmcb
= svm
->vmcb
;
1344 int intr_vector
= -1;
1346 kvm_inject_pending_timer_irqs(vcpu
);
1347 if ((vmcb
->control
.exit_int_info
& SVM_EVTINJ_VALID
) &&
1348 ((vmcb
->control
.exit_int_info
& SVM_EVTINJ_TYPE_MASK
) == 0)) {
1349 intr_vector
= vmcb
->control
.exit_int_info
&
1350 SVM_EVTINJ_VEC_MASK
;
1351 vmcb
->control
.exit_int_info
= 0;
1352 svm_inject_irq(svm
, intr_vector
);
1356 if (vmcb
->control
.int_ctl
& V_IRQ_MASK
)
1359 if (!kvm_cpu_has_interrupt(vcpu
))
1362 if (!(vmcb
->save
.rflags
& X86_EFLAGS_IF
) ||
1363 (vmcb
->control
.int_state
& SVM_INTERRUPT_SHADOW_MASK
) ||
1364 (vmcb
->control
.event_inj
& SVM_EVTINJ_VALID
)) {
1365 /* unable to deliver irq, set pending irq */
1366 vmcb
->control
.intercept
|= (1ULL << INTERCEPT_VINTR
);
1367 svm_inject_irq(svm
, 0x0);
1370 /* Okay, we can deliver the interrupt: grab it and update PIC state. */
1371 intr_vector
= kvm_cpu_get_interrupt(vcpu
);
1372 svm_inject_irq(svm
, intr_vector
);
1373 kvm_timer_intr_post(vcpu
, intr_vector
);
1376 static void kvm_reput_irq(struct vcpu_svm
*svm
)
1378 struct vmcb_control_area
*control
= &svm
->vmcb
->control
;
1380 if ((control
->int_ctl
& V_IRQ_MASK
)
1381 && !irqchip_in_kernel(svm
->vcpu
.kvm
)) {
1382 control
->int_ctl
&= ~V_IRQ_MASK
;
1383 push_irq(&svm
->vcpu
, control
->int_vector
);
1386 svm
->vcpu
.interrupt_window_open
=
1387 !(control
->int_state
& SVM_INTERRUPT_SHADOW_MASK
);
1390 static void svm_do_inject_vector(struct vcpu_svm
*svm
)
1392 struct kvm_vcpu
*vcpu
= &svm
->vcpu
;
1393 int word_index
= __ffs(vcpu
->irq_summary
);
1394 int bit_index
= __ffs(vcpu
->irq_pending
[word_index
]);
1395 int irq
= word_index
* BITS_PER_LONG
+ bit_index
;
1397 clear_bit(bit_index
, &vcpu
->irq_pending
[word_index
]);
1398 if (!vcpu
->irq_pending
[word_index
])
1399 clear_bit(word_index
, &vcpu
->irq_summary
);
1400 svm_inject_irq(svm
, irq
);
1403 static void do_interrupt_requests(struct kvm_vcpu
*vcpu
,
1404 struct kvm_run
*kvm_run
)
1406 struct vcpu_svm
*svm
= to_svm(vcpu
);
1407 struct vmcb_control_area
*control
= &svm
->vmcb
->control
;
1409 svm
->vcpu
.interrupt_window_open
=
1410 (!(control
->int_state
& SVM_INTERRUPT_SHADOW_MASK
) &&
1411 (svm
->vmcb
->save
.rflags
& X86_EFLAGS_IF
));
1413 if (svm
->vcpu
.interrupt_window_open
&& svm
->vcpu
.irq_summary
)
1415 * If interrupts enabled, and not blocked by sti or mov ss. Good.
1417 svm_do_inject_vector(svm
);
1420 * Interrupts blocked. Wait for unblock.
1422 if (!svm
->vcpu
.interrupt_window_open
&&
1423 (svm
->vcpu
.irq_summary
|| kvm_run
->request_interrupt_window
)) {
1424 control
->intercept
|= 1ULL << INTERCEPT_VINTR
;
1426 control
->intercept
&= ~(1ULL << INTERCEPT_VINTR
);
1429 static void save_db_regs(unsigned long *db_regs
)
1431 asm volatile ("mov %%dr0, %0" : "=r"(db_regs
[0]));
1432 asm volatile ("mov %%dr1, %0" : "=r"(db_regs
[1]));
1433 asm volatile ("mov %%dr2, %0" : "=r"(db_regs
[2]));
1434 asm volatile ("mov %%dr3, %0" : "=r"(db_regs
[3]));
1437 static void load_db_regs(unsigned long *db_regs
)
1439 asm volatile ("mov %0, %%dr0" : : "r"(db_regs
[0]));
1440 asm volatile ("mov %0, %%dr1" : : "r"(db_regs
[1]));
1441 asm volatile ("mov %0, %%dr2" : : "r"(db_regs
[2]));
1442 asm volatile ("mov %0, %%dr3" : : "r"(db_regs
[3]));
1445 static void svm_flush_tlb(struct kvm_vcpu
*vcpu
)
1447 force_new_asid(vcpu
);
1450 static void svm_prepare_guest_switch(struct kvm_vcpu
*vcpu
)
1454 static void svm_vcpu_run(struct kvm_vcpu
*vcpu
, struct kvm_run
*kvm_run
)
1456 struct vcpu_svm
*svm
= to_svm(vcpu
);
1463 save_host_msrs(vcpu
);
1464 fs_selector
= read_fs();
1465 gs_selector
= read_gs();
1466 ldt_selector
= read_ldt();
1467 svm
->host_cr2
= kvm_read_cr2();
1468 svm
->host_dr6
= read_dr6();
1469 svm
->host_dr7
= read_dr7();
1470 svm
->vmcb
->save
.cr2
= vcpu
->cr2
;
1472 if (svm
->vmcb
->save
.dr7
& 0xff) {
1474 save_db_regs(svm
->host_db_regs
);
1475 load_db_regs(svm
->db_regs
);
1483 #ifdef CONFIG_X86_64
1484 "push %%rbx; push %%rcx; push %%rdx;"
1485 "push %%rsi; push %%rdi; push %%rbp;"
1486 "push %%r8; push %%r9; push %%r10; push %%r11;"
1487 "push %%r12; push %%r13; push %%r14; push %%r15;"
1489 "push %%ebx; push %%ecx; push %%edx;"
1490 "push %%esi; push %%edi; push %%ebp;"
1493 #ifdef CONFIG_X86_64
1494 "mov %c[rbx](%[svm]), %%rbx \n\t"
1495 "mov %c[rcx](%[svm]), %%rcx \n\t"
1496 "mov %c[rdx](%[svm]), %%rdx \n\t"
1497 "mov %c[rsi](%[svm]), %%rsi \n\t"
1498 "mov %c[rdi](%[svm]), %%rdi \n\t"
1499 "mov %c[rbp](%[svm]), %%rbp \n\t"
1500 "mov %c[r8](%[svm]), %%r8 \n\t"
1501 "mov %c[r9](%[svm]), %%r9 \n\t"
1502 "mov %c[r10](%[svm]), %%r10 \n\t"
1503 "mov %c[r11](%[svm]), %%r11 \n\t"
1504 "mov %c[r12](%[svm]), %%r12 \n\t"
1505 "mov %c[r13](%[svm]), %%r13 \n\t"
1506 "mov %c[r14](%[svm]), %%r14 \n\t"
1507 "mov %c[r15](%[svm]), %%r15 \n\t"
1509 "mov %c[rbx](%[svm]), %%ebx \n\t"
1510 "mov %c[rcx](%[svm]), %%ecx \n\t"
1511 "mov %c[rdx](%[svm]), %%edx \n\t"
1512 "mov %c[rsi](%[svm]), %%esi \n\t"
1513 "mov %c[rdi](%[svm]), %%edi \n\t"
1514 "mov %c[rbp](%[svm]), %%ebp \n\t"
1517 #ifdef CONFIG_X86_64
1518 /* Enter guest mode */
1520 "mov %c[vmcb](%[svm]), %%rax \n\t"
1526 /* Enter guest mode */
1528 "mov %c[vmcb](%[svm]), %%eax \n\t"
1535 /* Save guest registers, load host registers */
1536 #ifdef CONFIG_X86_64
1537 "mov %%rbx, %c[rbx](%[svm]) \n\t"
1538 "mov %%rcx, %c[rcx](%[svm]) \n\t"
1539 "mov %%rdx, %c[rdx](%[svm]) \n\t"
1540 "mov %%rsi, %c[rsi](%[svm]) \n\t"
1541 "mov %%rdi, %c[rdi](%[svm]) \n\t"
1542 "mov %%rbp, %c[rbp](%[svm]) \n\t"
1543 "mov %%r8, %c[r8](%[svm]) \n\t"
1544 "mov %%r9, %c[r9](%[svm]) \n\t"
1545 "mov %%r10, %c[r10](%[svm]) \n\t"
1546 "mov %%r11, %c[r11](%[svm]) \n\t"
1547 "mov %%r12, %c[r12](%[svm]) \n\t"
1548 "mov %%r13, %c[r13](%[svm]) \n\t"
1549 "mov %%r14, %c[r14](%[svm]) \n\t"
1550 "mov %%r15, %c[r15](%[svm]) \n\t"
1552 "pop %%r15; pop %%r14; pop %%r13; pop %%r12;"
1553 "pop %%r11; pop %%r10; pop %%r9; pop %%r8;"
1554 "pop %%rbp; pop %%rdi; pop %%rsi;"
1555 "pop %%rdx; pop %%rcx; pop %%rbx; \n\t"
1557 "mov %%ebx, %c[rbx](%[svm]) \n\t"
1558 "mov %%ecx, %c[rcx](%[svm]) \n\t"
1559 "mov %%edx, %c[rdx](%[svm]) \n\t"
1560 "mov %%esi, %c[rsi](%[svm]) \n\t"
1561 "mov %%edi, %c[rdi](%[svm]) \n\t"
1562 "mov %%ebp, %c[rbp](%[svm]) \n\t"
1564 "pop %%ebp; pop %%edi; pop %%esi;"
1565 "pop %%edx; pop %%ecx; pop %%ebx; \n\t"
1569 [vmcb
]"i"(offsetof(struct vcpu_svm
, vmcb_pa
)),
1570 [rbx
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_RBX
])),
1571 [rcx
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_RCX
])),
1572 [rdx
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_RDX
])),
1573 [rsi
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_RSI
])),
1574 [rdi
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_RDI
])),
1575 [rbp
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_RBP
]))
1576 #ifdef CONFIG_X86_64
1577 ,[r8
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R8
])),
1578 [r9
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R9
])),
1579 [r10
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R10
])),
1580 [r11
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R11
])),
1581 [r12
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R12
])),
1582 [r13
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R13
])),
1583 [r14
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R14
])),
1584 [r15
]"i"(offsetof(struct vcpu_svm
,vcpu
.regs
[VCPU_REGS_R15
]))
1588 local_irq_disable();
1592 if ((svm
->vmcb
->save
.dr7
& 0xff))
1593 load_db_regs(svm
->host_db_regs
);
1595 vcpu
->cr2
= svm
->vmcb
->save
.cr2
;
1597 write_dr6(svm
->host_dr6
);
1598 write_dr7(svm
->host_dr7
);
1599 kvm_write_cr2(svm
->host_cr2
);
1601 load_fs(fs_selector
);
1602 load_gs(gs_selector
);
1603 load_ldt(ldt_selector
);
1604 load_host_msrs(vcpu
);
1611 static void svm_set_cr3(struct kvm_vcpu
*vcpu
, unsigned long root
)
1613 struct vcpu_svm
*svm
= to_svm(vcpu
);
1615 svm
->vmcb
->save
.cr3
= root
;
1616 force_new_asid(vcpu
);
1618 if (vcpu
->fpu_active
) {
1619 svm
->vmcb
->control
.intercept_exceptions
|= (1 << NM_VECTOR
);
1620 svm
->vmcb
->save
.cr0
|= X86_CR0_TS
;
1621 vcpu
->fpu_active
= 0;
1625 static void svm_inject_page_fault(struct kvm_vcpu
*vcpu
,
1629 struct vcpu_svm
*svm
= to_svm(vcpu
);
1630 uint32_t exit_int_info
= svm
->vmcb
->control
.exit_int_info
;
1632 ++vcpu
->stat
.pf_guest
;
1634 if (is_page_fault(exit_int_info
)) {
1636 svm
->vmcb
->control
.event_inj_err
= 0;
1637 svm
->vmcb
->control
.event_inj
= SVM_EVTINJ_VALID
|
1638 SVM_EVTINJ_VALID_ERR
|
1639 SVM_EVTINJ_TYPE_EXEPT
|
1644 svm
->vmcb
->save
.cr2
= addr
;
1645 svm
->vmcb
->control
.event_inj
= SVM_EVTINJ_VALID
|
1646 SVM_EVTINJ_VALID_ERR
|
1647 SVM_EVTINJ_TYPE_EXEPT
|
1649 svm
->vmcb
->control
.event_inj_err
= err_code
;
1653 static int is_disabled(void)
1657 rdmsrl(MSR_VM_CR
, vm_cr
);
1658 if (vm_cr
& (1 << SVM_VM_CR_SVM_DISABLE
))
1665 svm_patch_hypercall(struct kvm_vcpu
*vcpu
, unsigned char *hypercall
)
1668 * Patch in the VMMCALL instruction:
1670 hypercall
[0] = 0x0f;
1671 hypercall
[1] = 0x01;
1672 hypercall
[2] = 0xd9;
1673 hypercall
[3] = 0xc3;
1676 static void svm_check_processor_compat(void *rtn
)
1681 static struct kvm_x86_ops svm_x86_ops
= {
1682 .cpu_has_kvm_support
= has_svm
,
1683 .disabled_by_bios
= is_disabled
,
1684 .hardware_setup
= svm_hardware_setup
,
1685 .hardware_unsetup
= svm_hardware_unsetup
,
1686 .check_processor_compatibility
= svm_check_processor_compat
,
1687 .hardware_enable
= svm_hardware_enable
,
1688 .hardware_disable
= svm_hardware_disable
,
1690 .vcpu_create
= svm_create_vcpu
,
1691 .vcpu_free
= svm_free_vcpu
,
1692 .vcpu_reset
= svm_vcpu_reset
,
1694 .prepare_guest_switch
= svm_prepare_guest_switch
,
1695 .vcpu_load
= svm_vcpu_load
,
1696 .vcpu_put
= svm_vcpu_put
,
1697 .vcpu_decache
= svm_vcpu_decache
,
1699 .set_guest_debug
= svm_guest_debug
,
1700 .get_msr
= svm_get_msr
,
1701 .set_msr
= svm_set_msr
,
1702 .get_segment_base
= svm_get_segment_base
,
1703 .get_segment
= svm_get_segment
,
1704 .set_segment
= svm_set_segment
,
1705 .get_cs_db_l_bits
= kvm_get_cs_db_l_bits
,
1706 .decache_cr4_guest_bits
= svm_decache_cr4_guest_bits
,
1707 .set_cr0
= svm_set_cr0
,
1708 .set_cr3
= svm_set_cr3
,
1709 .set_cr4
= svm_set_cr4
,
1710 .set_efer
= svm_set_efer
,
1711 .get_idt
= svm_get_idt
,
1712 .set_idt
= svm_set_idt
,
1713 .get_gdt
= svm_get_gdt
,
1714 .set_gdt
= svm_set_gdt
,
1715 .get_dr
= svm_get_dr
,
1716 .set_dr
= svm_set_dr
,
1717 .cache_regs
= svm_cache_regs
,
1718 .decache_regs
= svm_decache_regs
,
1719 .get_rflags
= svm_get_rflags
,
1720 .set_rflags
= svm_set_rflags
,
1722 .tlb_flush
= svm_flush_tlb
,
1723 .inject_page_fault
= svm_inject_page_fault
,
1725 .inject_gp
= svm_inject_gp
,
1727 .run
= svm_vcpu_run
,
1728 .handle_exit
= handle_exit
,
1729 .skip_emulated_instruction
= skip_emulated_instruction
,
1730 .patch_hypercall
= svm_patch_hypercall
,
1731 .get_irq
= svm_get_irq
,
1732 .set_irq
= svm_set_irq
,
1733 .inject_pending_irq
= svm_intr_assist
,
1734 .inject_pending_vectors
= do_interrupt_requests
,
1737 static int __init
svm_init(void)
1739 return kvm_init_x86(&svm_x86_ops
, sizeof(struct vcpu_svm
),
1743 static void __exit
svm_exit(void)
1748 module_init(svm_init
)
1749 module_exit(svm_exit
)