2 * adv7604 - Analog Devices ADV7604 video decoder driver
4 * Copyright 2012 Cisco Systems, Inc. and/or its affiliates. All rights reserved.
6 * This program is free software; you may redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
10 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
11 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
12 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
13 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
14 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
15 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
16 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * References (c = chapter, p = page):
23 * REF_01 - Analog devices, ADV7604, Register Settings Recommendations,
24 * Revision 2.5, June 2010
25 * REF_02 - Analog devices, Register map documentation, Documentation of
26 * the register maps, Software manual, Rev. F, June 2010
27 * REF_03 - Analog devices, ADV7604, Hardware Manual, Rev. F, August 2010
31 #include <linux/kernel.h>
32 #include <linux/module.h>
33 #include <linux/slab.h>
34 #include <linux/i2c.h>
35 #include <linux/delay.h>
36 #include <linux/videodev2.h>
37 #include <linux/workqueue.h>
38 #include <linux/v4l2-dv-timings.h>
39 #include <media/v4l2-device.h>
40 #include <media/v4l2-ctrls.h>
41 #include <media/v4l2-dv-timings.h>
42 #include <media/adv7604.h>
45 module_param(debug
, int, 0644);
46 MODULE_PARM_DESC(debug
, "debug level (0-2)");
48 MODULE_DESCRIPTION("Analog Devices ADV7604 video decoder driver");
49 MODULE_AUTHOR("Hans Verkuil <hans.verkuil@cisco.com>");
50 MODULE_AUTHOR("Mats Randgaard <mats.randgaard@cisco.com>");
51 MODULE_LICENSE("GPL");
53 /* ADV7604 system clock frequency */
54 #define ADV7604_fsc (28636360)
56 #define DIGITAL_INPUT (state->mode == ADV7604_MODE_HDMI)
59 **********************************************************************
61 * Arrays with configuration parameters for the ADV7604
63 **********************************************************************
65 struct adv7604_state
{
66 struct adv7604_platform_data pdata
;
67 struct v4l2_subdev sd
;
69 struct v4l2_ctrl_handler hdl
;
70 enum adv7604_mode mode
;
71 struct v4l2_dv_timings timings
;
74 struct v4l2_fract aspect_ratio
;
75 u32 rgb_quantization_range
;
76 struct workqueue_struct
*work_queues
;
77 struct delayed_work delayed_work_enable_hotplug
;
79 bool restart_stdi_once
;
80 u32 prev_input_status
;
83 struct i2c_client
*i2c_avlink
;
84 struct i2c_client
*i2c_cec
;
85 struct i2c_client
*i2c_infoframe
;
86 struct i2c_client
*i2c_esdp
;
87 struct i2c_client
*i2c_dpp
;
88 struct i2c_client
*i2c_afe
;
89 struct i2c_client
*i2c_repeater
;
90 struct i2c_client
*i2c_edid
;
91 struct i2c_client
*i2c_hdmi
;
92 struct i2c_client
*i2c_test
;
93 struct i2c_client
*i2c_cp
;
94 struct i2c_client
*i2c_vdp
;
97 struct v4l2_ctrl
*detect_tx_5v_ctrl
;
98 struct v4l2_ctrl
*analog_sampling_phase_ctrl
;
99 struct v4l2_ctrl
*free_run_color_manual_ctrl
;
100 struct v4l2_ctrl
*free_run_color_ctrl
;
101 struct v4l2_ctrl
*rgb_quantization_range_ctrl
;
104 /* Supported CEA and DMT timings */
105 static const struct v4l2_dv_timings adv7604_timings
[] = {
106 V4L2_DV_BT_CEA_720X480P59_94
,
107 V4L2_DV_BT_CEA_720X576P50
,
108 V4L2_DV_BT_CEA_1280X720P24
,
109 V4L2_DV_BT_CEA_1280X720P25
,
110 V4L2_DV_BT_CEA_1280X720P50
,
111 V4L2_DV_BT_CEA_1280X720P60
,
112 V4L2_DV_BT_CEA_1920X1080P24
,
113 V4L2_DV_BT_CEA_1920X1080P25
,
114 V4L2_DV_BT_CEA_1920X1080P30
,
115 V4L2_DV_BT_CEA_1920X1080P50
,
116 V4L2_DV_BT_CEA_1920X1080P60
,
118 /* sorted by DMT ID */
119 V4L2_DV_BT_DMT_640X350P85
,
120 V4L2_DV_BT_DMT_640X400P85
,
121 V4L2_DV_BT_DMT_720X400P85
,
122 V4L2_DV_BT_DMT_640X480P60
,
123 V4L2_DV_BT_DMT_640X480P72
,
124 V4L2_DV_BT_DMT_640X480P75
,
125 V4L2_DV_BT_DMT_640X480P85
,
126 V4L2_DV_BT_DMT_800X600P56
,
127 V4L2_DV_BT_DMT_800X600P60
,
128 V4L2_DV_BT_DMT_800X600P72
,
129 V4L2_DV_BT_DMT_800X600P75
,
130 V4L2_DV_BT_DMT_800X600P85
,
131 V4L2_DV_BT_DMT_848X480P60
,
132 V4L2_DV_BT_DMT_1024X768P60
,
133 V4L2_DV_BT_DMT_1024X768P70
,
134 V4L2_DV_BT_DMT_1024X768P75
,
135 V4L2_DV_BT_DMT_1024X768P85
,
136 V4L2_DV_BT_DMT_1152X864P75
,
137 V4L2_DV_BT_DMT_1280X768P60_RB
,
138 V4L2_DV_BT_DMT_1280X768P60
,
139 V4L2_DV_BT_DMT_1280X768P75
,
140 V4L2_DV_BT_DMT_1280X768P85
,
141 V4L2_DV_BT_DMT_1280X800P60_RB
,
142 V4L2_DV_BT_DMT_1280X800P60
,
143 V4L2_DV_BT_DMT_1280X800P75
,
144 V4L2_DV_BT_DMT_1280X800P85
,
145 V4L2_DV_BT_DMT_1280X960P60
,
146 V4L2_DV_BT_DMT_1280X960P85
,
147 V4L2_DV_BT_DMT_1280X1024P60
,
148 V4L2_DV_BT_DMT_1280X1024P75
,
149 V4L2_DV_BT_DMT_1280X1024P85
,
150 V4L2_DV_BT_DMT_1360X768P60
,
151 V4L2_DV_BT_DMT_1400X1050P60_RB
,
152 V4L2_DV_BT_DMT_1400X1050P60
,
153 V4L2_DV_BT_DMT_1400X1050P75
,
154 V4L2_DV_BT_DMT_1400X1050P85
,
155 V4L2_DV_BT_DMT_1440X900P60_RB
,
156 V4L2_DV_BT_DMT_1440X900P60
,
157 V4L2_DV_BT_DMT_1600X1200P60
,
158 V4L2_DV_BT_DMT_1680X1050P60_RB
,
159 V4L2_DV_BT_DMT_1680X1050P60
,
160 V4L2_DV_BT_DMT_1792X1344P60
,
161 V4L2_DV_BT_DMT_1856X1392P60
,
162 V4L2_DV_BT_DMT_1920X1200P60_RB
,
163 V4L2_DV_BT_DMT_1366X768P60
,
164 V4L2_DV_BT_DMT_1920X1080P60
,
168 struct adv7604_video_standards
{
169 struct v4l2_dv_timings timings
;
174 /* sorted by number of lines */
175 static const struct adv7604_video_standards adv7604_prim_mode_comp
[] = {
176 /* { V4L2_DV_BT_CEA_720X480P59_94, 0x0a, 0x00 }, TODO flickering */
177 { V4L2_DV_BT_CEA_720X576P50
, 0x0b, 0x00 },
178 { V4L2_DV_BT_CEA_1280X720P50
, 0x19, 0x01 },
179 { V4L2_DV_BT_CEA_1280X720P60
, 0x19, 0x00 },
180 { V4L2_DV_BT_CEA_1920X1080P24
, 0x1e, 0x04 },
181 { V4L2_DV_BT_CEA_1920X1080P25
, 0x1e, 0x03 },
182 { V4L2_DV_BT_CEA_1920X1080P30
, 0x1e, 0x02 },
183 { V4L2_DV_BT_CEA_1920X1080P50
, 0x1e, 0x01 },
184 { V4L2_DV_BT_CEA_1920X1080P60
, 0x1e, 0x00 },
185 /* TODO add 1920x1080P60_RB (CVT timing) */
189 /* sorted by number of lines */
190 static const struct adv7604_video_standards adv7604_prim_mode_gr
[] = {
191 { V4L2_DV_BT_DMT_640X480P60
, 0x08, 0x00 },
192 { V4L2_DV_BT_DMT_640X480P72
, 0x09, 0x00 },
193 { V4L2_DV_BT_DMT_640X480P75
, 0x0a, 0x00 },
194 { V4L2_DV_BT_DMT_640X480P85
, 0x0b, 0x00 },
195 { V4L2_DV_BT_DMT_800X600P56
, 0x00, 0x00 },
196 { V4L2_DV_BT_DMT_800X600P60
, 0x01, 0x00 },
197 { V4L2_DV_BT_DMT_800X600P72
, 0x02, 0x00 },
198 { V4L2_DV_BT_DMT_800X600P75
, 0x03, 0x00 },
199 { V4L2_DV_BT_DMT_800X600P85
, 0x04, 0x00 },
200 { V4L2_DV_BT_DMT_1024X768P60
, 0x0c, 0x00 },
201 { V4L2_DV_BT_DMT_1024X768P70
, 0x0d, 0x00 },
202 { V4L2_DV_BT_DMT_1024X768P75
, 0x0e, 0x00 },
203 { V4L2_DV_BT_DMT_1024X768P85
, 0x0f, 0x00 },
204 { V4L2_DV_BT_DMT_1280X1024P60
, 0x05, 0x00 },
205 { V4L2_DV_BT_DMT_1280X1024P75
, 0x06, 0x00 },
206 { V4L2_DV_BT_DMT_1360X768P60
, 0x12, 0x00 },
207 { V4L2_DV_BT_DMT_1366X768P60
, 0x13, 0x00 },
208 { V4L2_DV_BT_DMT_1400X1050P60
, 0x14, 0x00 },
209 { V4L2_DV_BT_DMT_1400X1050P75
, 0x15, 0x00 },
210 { V4L2_DV_BT_DMT_1600X1200P60
, 0x16, 0x00 }, /* TODO not tested */
211 /* TODO add 1600X1200P60_RB (not a DMT timing) */
212 { V4L2_DV_BT_DMT_1680X1050P60
, 0x18, 0x00 },
213 { V4L2_DV_BT_DMT_1920X1200P60_RB
, 0x19, 0x00 }, /* TODO not tested */
217 /* sorted by number of lines */
218 static const struct adv7604_video_standards adv7604_prim_mode_hdmi_comp
[] = {
219 { V4L2_DV_BT_CEA_720X480P59_94
, 0x0a, 0x00 },
220 { V4L2_DV_BT_CEA_720X576P50
, 0x0b, 0x00 },
221 { V4L2_DV_BT_CEA_1280X720P50
, 0x13, 0x01 },
222 { V4L2_DV_BT_CEA_1280X720P60
, 0x13, 0x00 },
223 { V4L2_DV_BT_CEA_1920X1080P24
, 0x1e, 0x04 },
224 { V4L2_DV_BT_CEA_1920X1080P25
, 0x1e, 0x03 },
225 { V4L2_DV_BT_CEA_1920X1080P30
, 0x1e, 0x02 },
226 { V4L2_DV_BT_CEA_1920X1080P50
, 0x1e, 0x01 },
227 { V4L2_DV_BT_CEA_1920X1080P60
, 0x1e, 0x00 },
231 /* sorted by number of lines */
232 static const struct adv7604_video_standards adv7604_prim_mode_hdmi_gr
[] = {
233 { V4L2_DV_BT_DMT_640X480P60
, 0x08, 0x00 },
234 { V4L2_DV_BT_DMT_640X480P72
, 0x09, 0x00 },
235 { V4L2_DV_BT_DMT_640X480P75
, 0x0a, 0x00 },
236 { V4L2_DV_BT_DMT_640X480P85
, 0x0b, 0x00 },
237 { V4L2_DV_BT_DMT_800X600P56
, 0x00, 0x00 },
238 { V4L2_DV_BT_DMT_800X600P60
, 0x01, 0x00 },
239 { V4L2_DV_BT_DMT_800X600P72
, 0x02, 0x00 },
240 { V4L2_DV_BT_DMT_800X600P75
, 0x03, 0x00 },
241 { V4L2_DV_BT_DMT_800X600P85
, 0x04, 0x00 },
242 { V4L2_DV_BT_DMT_1024X768P60
, 0x0c, 0x00 },
243 { V4L2_DV_BT_DMT_1024X768P70
, 0x0d, 0x00 },
244 { V4L2_DV_BT_DMT_1024X768P75
, 0x0e, 0x00 },
245 { V4L2_DV_BT_DMT_1024X768P85
, 0x0f, 0x00 },
246 { V4L2_DV_BT_DMT_1280X1024P60
, 0x05, 0x00 },
247 { V4L2_DV_BT_DMT_1280X1024P75
, 0x06, 0x00 },
251 /* ----------------------------------------------------------------------- */
253 static inline struct adv7604_state
*to_state(struct v4l2_subdev
*sd
)
255 return container_of(sd
, struct adv7604_state
, sd
);
258 static inline struct v4l2_subdev
*to_sd(struct v4l2_ctrl
*ctrl
)
260 return &container_of(ctrl
->handler
, struct adv7604_state
, hdl
)->sd
;
263 static inline unsigned hblanking(const struct v4l2_bt_timings
*t
)
265 return V4L2_DV_BT_BLANKING_WIDTH(t
);
268 static inline unsigned htotal(const struct v4l2_bt_timings
*t
)
270 return V4L2_DV_BT_FRAME_WIDTH(t
);
273 static inline unsigned vblanking(const struct v4l2_bt_timings
*t
)
275 return V4L2_DV_BT_BLANKING_HEIGHT(t
);
278 static inline unsigned vtotal(const struct v4l2_bt_timings
*t
)
280 return V4L2_DV_BT_FRAME_HEIGHT(t
);
283 /* ----------------------------------------------------------------------- */
285 static s32
adv_smbus_read_byte_data_check(struct i2c_client
*client
,
286 u8 command
, bool check
)
288 union i2c_smbus_data data
;
290 if (!i2c_smbus_xfer(client
->adapter
, client
->addr
, client
->flags
,
291 I2C_SMBUS_READ
, command
,
292 I2C_SMBUS_BYTE_DATA
, &data
))
295 v4l_err(client
, "error reading %02x, %02x\n",
296 client
->addr
, command
);
300 static s32
adv_smbus_read_byte_data(struct i2c_client
*client
, u8 command
)
302 return adv_smbus_read_byte_data_check(client
, command
, true);
305 static s32
adv_smbus_write_byte_data(struct i2c_client
*client
,
306 u8 command
, u8 value
)
308 union i2c_smbus_data data
;
313 for (i
= 0; i
< 3; i
++) {
314 err
= i2c_smbus_xfer(client
->adapter
, client
->addr
,
316 I2C_SMBUS_WRITE
, command
,
317 I2C_SMBUS_BYTE_DATA
, &data
);
322 v4l_err(client
, "error writing %02x, %02x, %02x\n",
323 client
->addr
, command
, value
);
327 static s32
adv_smbus_write_i2c_block_data(struct i2c_client
*client
,
328 u8 command
, unsigned length
, const u8
*values
)
330 union i2c_smbus_data data
;
332 if (length
> I2C_SMBUS_BLOCK_MAX
)
333 length
= I2C_SMBUS_BLOCK_MAX
;
334 data
.block
[0] = length
;
335 memcpy(data
.block
+ 1, values
, length
);
336 return i2c_smbus_xfer(client
->adapter
, client
->addr
, client
->flags
,
337 I2C_SMBUS_WRITE
, command
,
338 I2C_SMBUS_I2C_BLOCK_DATA
, &data
);
341 /* ----------------------------------------------------------------------- */
343 static inline int io_read(struct v4l2_subdev
*sd
, u8 reg
)
345 struct i2c_client
*client
= v4l2_get_subdevdata(sd
);
347 return adv_smbus_read_byte_data(client
, reg
);
350 static inline int io_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
352 struct i2c_client
*client
= v4l2_get_subdevdata(sd
);
354 return adv_smbus_write_byte_data(client
, reg
, val
);
357 static inline int io_write_and_or(struct v4l2_subdev
*sd
, u8 reg
, u8 mask
, u8 val
)
359 return io_write(sd
, reg
, (io_read(sd
, reg
) & mask
) | val
);
362 static inline int avlink_read(struct v4l2_subdev
*sd
, u8 reg
)
364 struct adv7604_state
*state
= to_state(sd
);
366 return adv_smbus_read_byte_data(state
->i2c_avlink
, reg
);
369 static inline int avlink_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
371 struct adv7604_state
*state
= to_state(sd
);
373 return adv_smbus_write_byte_data(state
->i2c_avlink
, reg
, val
);
376 static inline int cec_read(struct v4l2_subdev
*sd
, u8 reg
)
378 struct adv7604_state
*state
= to_state(sd
);
380 return adv_smbus_read_byte_data(state
->i2c_cec
, reg
);
383 static inline int cec_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
385 struct adv7604_state
*state
= to_state(sd
);
387 return adv_smbus_write_byte_data(state
->i2c_cec
, reg
, val
);
390 static inline int cec_write_and_or(struct v4l2_subdev
*sd
, u8 reg
, u8 mask
, u8 val
)
392 return cec_write(sd
, reg
, (cec_read(sd
, reg
) & mask
) | val
);
395 static inline int infoframe_read(struct v4l2_subdev
*sd
, u8 reg
)
397 struct adv7604_state
*state
= to_state(sd
);
399 return adv_smbus_read_byte_data(state
->i2c_infoframe
, reg
);
402 static inline int infoframe_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
404 struct adv7604_state
*state
= to_state(sd
);
406 return adv_smbus_write_byte_data(state
->i2c_infoframe
, reg
, val
);
409 static inline int esdp_read(struct v4l2_subdev
*sd
, u8 reg
)
411 struct adv7604_state
*state
= to_state(sd
);
413 return adv_smbus_read_byte_data(state
->i2c_esdp
, reg
);
416 static inline int esdp_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
418 struct adv7604_state
*state
= to_state(sd
);
420 return adv_smbus_write_byte_data(state
->i2c_esdp
, reg
, val
);
423 static inline int dpp_read(struct v4l2_subdev
*sd
, u8 reg
)
425 struct adv7604_state
*state
= to_state(sd
);
427 return adv_smbus_read_byte_data(state
->i2c_dpp
, reg
);
430 static inline int dpp_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
432 struct adv7604_state
*state
= to_state(sd
);
434 return adv_smbus_write_byte_data(state
->i2c_dpp
, reg
, val
);
437 static inline int afe_read(struct v4l2_subdev
*sd
, u8 reg
)
439 struct adv7604_state
*state
= to_state(sd
);
441 return adv_smbus_read_byte_data(state
->i2c_afe
, reg
);
444 static inline int afe_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
446 struct adv7604_state
*state
= to_state(sd
);
448 return adv_smbus_write_byte_data(state
->i2c_afe
, reg
, val
);
451 static inline int rep_read(struct v4l2_subdev
*sd
, u8 reg
)
453 struct adv7604_state
*state
= to_state(sd
);
455 return adv_smbus_read_byte_data(state
->i2c_repeater
, reg
);
458 static inline int rep_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
460 struct adv7604_state
*state
= to_state(sd
);
462 return adv_smbus_write_byte_data(state
->i2c_repeater
, reg
, val
);
465 static inline int rep_write_and_or(struct v4l2_subdev
*sd
, u8 reg
, u8 mask
, u8 val
)
467 return rep_write(sd
, reg
, (rep_read(sd
, reg
) & mask
) | val
);
470 static inline int edid_read(struct v4l2_subdev
*sd
, u8 reg
)
472 struct adv7604_state
*state
= to_state(sd
);
474 return adv_smbus_read_byte_data(state
->i2c_edid
, reg
);
477 static inline int edid_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
479 struct adv7604_state
*state
= to_state(sd
);
481 return adv_smbus_write_byte_data(state
->i2c_edid
, reg
, val
);
484 static inline int edid_read_block(struct v4l2_subdev
*sd
, unsigned len
, u8
*val
)
486 struct adv7604_state
*state
= to_state(sd
);
487 struct i2c_client
*client
= state
->i2c_edid
;
488 u8 msgbuf0
[1] = { 0 };
490 struct i2c_msg msg
[2] = {
492 .addr
= client
->addr
,
497 .addr
= client
->addr
,
504 if (i2c_transfer(client
->adapter
, msg
, 2) < 0)
506 memcpy(val
, msgbuf1
, len
);
510 static void adv7604_delayed_work_enable_hotplug(struct work_struct
*work
)
512 struct delayed_work
*dwork
= to_delayed_work(work
);
513 struct adv7604_state
*state
= container_of(dwork
, struct adv7604_state
,
514 delayed_work_enable_hotplug
);
515 struct v4l2_subdev
*sd
= &state
->sd
;
517 v4l2_dbg(2, debug
, sd
, "%s: enable hotplug\n", __func__
);
519 v4l2_subdev_notify(sd
, ADV7604_HOTPLUG
, (void *)1);
522 static inline int edid_write_block(struct v4l2_subdev
*sd
,
523 unsigned len
, const u8
*val
)
525 struct i2c_client
*client
= v4l2_get_subdevdata(sd
);
526 struct adv7604_state
*state
= to_state(sd
);
530 v4l2_dbg(2, debug
, sd
, "%s: write EDID block (%d byte)\n", __func__
, len
);
532 v4l2_subdev_notify(sd
, ADV7604_HOTPLUG
, (void *)0);
534 /* Disables I2C access to internal EDID ram from DDC port */
535 rep_write_and_or(sd
, 0x77, 0xf0, 0x0);
537 for (i
= 0; !err
&& i
< len
; i
+= I2C_SMBUS_BLOCK_MAX
)
538 err
= adv_smbus_write_i2c_block_data(state
->i2c_edid
, i
,
539 I2C_SMBUS_BLOCK_MAX
, val
+ i
);
543 /* adv7604 calculates the checksums and enables I2C access to internal
544 EDID ram from DDC port. */
545 rep_write_and_or(sd
, 0x77, 0xf0, 0x1);
547 for (i
= 0; i
< 1000; i
++) {
548 if (rep_read(sd
, 0x7d) & 1)
553 v4l_err(client
, "error enabling edid\n");
557 /* enable hotplug after 100 ms */
558 queue_delayed_work(state
->work_queues
,
559 &state
->delayed_work_enable_hotplug
, HZ
/ 10);
563 static inline int hdmi_read(struct v4l2_subdev
*sd
, u8 reg
)
565 struct adv7604_state
*state
= to_state(sd
);
567 return adv_smbus_read_byte_data(state
->i2c_hdmi
, reg
);
570 static inline int hdmi_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
572 struct adv7604_state
*state
= to_state(sd
);
574 return adv_smbus_write_byte_data(state
->i2c_hdmi
, reg
, val
);
577 static inline int test_read(struct v4l2_subdev
*sd
, u8 reg
)
579 struct adv7604_state
*state
= to_state(sd
);
581 return adv_smbus_read_byte_data(state
->i2c_test
, reg
);
584 static inline int test_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
586 struct adv7604_state
*state
= to_state(sd
);
588 return adv_smbus_write_byte_data(state
->i2c_test
, reg
, val
);
591 static inline int cp_read(struct v4l2_subdev
*sd
, u8 reg
)
593 struct adv7604_state
*state
= to_state(sd
);
595 return adv_smbus_read_byte_data(state
->i2c_cp
, reg
);
598 static inline int cp_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
600 struct adv7604_state
*state
= to_state(sd
);
602 return adv_smbus_write_byte_data(state
->i2c_cp
, reg
, val
);
605 static inline int cp_write_and_or(struct v4l2_subdev
*sd
, u8 reg
, u8 mask
, u8 val
)
607 return cp_write(sd
, reg
, (cp_read(sd
, reg
) & mask
) | val
);
610 static inline int vdp_read(struct v4l2_subdev
*sd
, u8 reg
)
612 struct adv7604_state
*state
= to_state(sd
);
614 return adv_smbus_read_byte_data(state
->i2c_vdp
, reg
);
617 static inline int vdp_write(struct v4l2_subdev
*sd
, u8 reg
, u8 val
)
619 struct adv7604_state
*state
= to_state(sd
);
621 return adv_smbus_write_byte_data(state
->i2c_vdp
, reg
, val
);
624 /* ----------------------------------------------------------------------- */
626 #ifdef CONFIG_VIDEO_ADV_DEBUG
627 static void adv7604_inv_register(struct v4l2_subdev
*sd
)
629 v4l2_info(sd
, "0x000-0x0ff: IO Map\n");
630 v4l2_info(sd
, "0x100-0x1ff: AVLink Map\n");
631 v4l2_info(sd
, "0x200-0x2ff: CEC Map\n");
632 v4l2_info(sd
, "0x300-0x3ff: InfoFrame Map\n");
633 v4l2_info(sd
, "0x400-0x4ff: ESDP Map\n");
634 v4l2_info(sd
, "0x500-0x5ff: DPP Map\n");
635 v4l2_info(sd
, "0x600-0x6ff: AFE Map\n");
636 v4l2_info(sd
, "0x700-0x7ff: Repeater Map\n");
637 v4l2_info(sd
, "0x800-0x8ff: EDID Map\n");
638 v4l2_info(sd
, "0x900-0x9ff: HDMI Map\n");
639 v4l2_info(sd
, "0xa00-0xaff: Test Map\n");
640 v4l2_info(sd
, "0xb00-0xbff: CP Map\n");
641 v4l2_info(sd
, "0xc00-0xcff: VDP Map\n");
644 static int adv7604_g_register(struct v4l2_subdev
*sd
,
645 struct v4l2_dbg_register
*reg
)
648 switch (reg
->reg
>> 8) {
650 reg
->val
= io_read(sd
, reg
->reg
& 0xff);
653 reg
->val
= avlink_read(sd
, reg
->reg
& 0xff);
656 reg
->val
= cec_read(sd
, reg
->reg
& 0xff);
659 reg
->val
= infoframe_read(sd
, reg
->reg
& 0xff);
662 reg
->val
= esdp_read(sd
, reg
->reg
& 0xff);
665 reg
->val
= dpp_read(sd
, reg
->reg
& 0xff);
668 reg
->val
= afe_read(sd
, reg
->reg
& 0xff);
671 reg
->val
= rep_read(sd
, reg
->reg
& 0xff);
674 reg
->val
= edid_read(sd
, reg
->reg
& 0xff);
677 reg
->val
= hdmi_read(sd
, reg
->reg
& 0xff);
680 reg
->val
= test_read(sd
, reg
->reg
& 0xff);
683 reg
->val
= cp_read(sd
, reg
->reg
& 0xff);
686 reg
->val
= vdp_read(sd
, reg
->reg
& 0xff);
689 v4l2_info(sd
, "Register %03llx not supported\n", reg
->reg
);
690 adv7604_inv_register(sd
);
696 static int adv7604_s_register(struct v4l2_subdev
*sd
,
697 const struct v4l2_dbg_register
*reg
)
699 switch (reg
->reg
>> 8) {
701 io_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
704 avlink_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
707 cec_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
710 infoframe_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
713 esdp_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
716 dpp_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
719 afe_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
722 rep_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
725 edid_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
728 hdmi_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
731 test_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
734 cp_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
737 vdp_write(sd
, reg
->reg
& 0xff, reg
->val
& 0xff);
740 v4l2_info(sd
, "Register %03llx not supported\n", reg
->reg
);
741 adv7604_inv_register(sd
);
748 static int adv7604_s_detect_tx_5v_ctrl(struct v4l2_subdev
*sd
)
750 struct adv7604_state
*state
= to_state(sd
);
753 return v4l2_ctrl_s_ctrl(state
->detect_tx_5v_ctrl
,
754 ((io_read(sd
, 0x6f) & 0x10) >> 4));
757 static int find_and_set_predefined_video_timings(struct v4l2_subdev
*sd
,
759 const struct adv7604_video_standards
*predef_vid_timings
,
760 const struct v4l2_dv_timings
*timings
)
762 struct adv7604_state
*state
= to_state(sd
);
765 for (i
= 0; predef_vid_timings
[i
].timings
.bt
.width
; i
++) {
766 if (!v4l_match_dv_timings(timings
, &predef_vid_timings
[i
].timings
,
767 DIGITAL_INPUT
? 250000 : 1000000))
769 io_write(sd
, 0x00, predef_vid_timings
[i
].vid_std
); /* video std */
770 io_write(sd
, 0x01, (predef_vid_timings
[i
].v_freq
<< 4) +
771 prim_mode
); /* v_freq and prim mode */
778 static int configure_predefined_video_timings(struct v4l2_subdev
*sd
,
779 struct v4l2_dv_timings
*timings
)
781 struct adv7604_state
*state
= to_state(sd
);
784 v4l2_dbg(1, debug
, sd
, "%s", __func__
);
786 /* reset to default values */
787 io_write(sd
, 0x16, 0x43);
788 io_write(sd
, 0x17, 0x5a);
789 /* disable embedded syncs for auto graphics mode */
790 cp_write_and_or(sd
, 0x81, 0xef, 0x00);
791 cp_write(sd
, 0x8f, 0x00);
792 cp_write(sd
, 0x90, 0x00);
793 cp_write(sd
, 0xa2, 0x00);
794 cp_write(sd
, 0xa3, 0x00);
795 cp_write(sd
, 0xa4, 0x00);
796 cp_write(sd
, 0xa5, 0x00);
797 cp_write(sd
, 0xa6, 0x00);
798 cp_write(sd
, 0xa7, 0x00);
799 cp_write(sd
, 0xab, 0x00);
800 cp_write(sd
, 0xac, 0x00);
802 switch (state
->mode
) {
803 case ADV7604_MODE_COMP
:
804 case ADV7604_MODE_GR
:
805 err
= find_and_set_predefined_video_timings(sd
,
806 0x01, adv7604_prim_mode_comp
, timings
);
808 err
= find_and_set_predefined_video_timings(sd
,
809 0x02, adv7604_prim_mode_gr
, timings
);
811 case ADV7604_MODE_HDMI
:
812 err
= find_and_set_predefined_video_timings(sd
,
813 0x05, adv7604_prim_mode_hdmi_comp
, timings
);
815 err
= find_and_set_predefined_video_timings(sd
,
816 0x06, adv7604_prim_mode_hdmi_gr
, timings
);
819 v4l2_dbg(2, debug
, sd
, "%s: Unknown mode %d\n",
820 __func__
, state
->mode
);
829 static void configure_custom_video_timings(struct v4l2_subdev
*sd
,
830 const struct v4l2_bt_timings
*bt
)
832 struct adv7604_state
*state
= to_state(sd
);
833 struct i2c_client
*client
= v4l2_get_subdevdata(sd
);
834 u32 width
= htotal(bt
);
835 u32 height
= vtotal(bt
);
836 u16 cp_start_sav
= bt
->hsync
+ bt
->hbackporch
- 4;
837 u16 cp_start_eav
= width
- bt
->hfrontporch
;
838 u16 cp_start_vbi
= height
- bt
->vfrontporch
;
839 u16 cp_end_vbi
= bt
->vsync
+ bt
->vbackporch
;
840 u16 ch1_fr_ll
= (((u32
)bt
->pixelclock
/ 100) > 0) ?
841 ((width
* (ADV7604_fsc
/ 100)) / ((u32
)bt
->pixelclock
/ 100)) : 0;
843 0xc0 | ((width
>> 8) & 0x1f),
847 v4l2_dbg(2, debug
, sd
, "%s\n", __func__
);
849 switch (state
->mode
) {
850 case ADV7604_MODE_COMP
:
851 case ADV7604_MODE_GR
:
853 io_write(sd
, 0x00, 0x07); /* video std */
854 io_write(sd
, 0x01, 0x02); /* prim mode */
855 /* enable embedded syncs for auto graphics mode */
856 cp_write_and_or(sd
, 0x81, 0xef, 0x10);
858 /* Should only be set in auto-graphics mode [REF_02, p. 91-92] */
859 /* setup PLL_DIV_MAN_EN and PLL_DIV_RATIO */
860 /* IO-map reg. 0x16 and 0x17 should be written in sequence */
861 if (adv_smbus_write_i2c_block_data(client
, 0x16, 2, pll
)) {
862 v4l2_err(sd
, "writing to reg 0x16 and 0x17 failed\n");
866 /* active video - horizontal timing */
867 cp_write(sd
, 0xa2, (cp_start_sav
>> 4) & 0xff);
868 cp_write(sd
, 0xa3, ((cp_start_sav
& 0x0f) << 4) |
869 ((cp_start_eav
>> 8) & 0x0f));
870 cp_write(sd
, 0xa4, cp_start_eav
& 0xff);
872 /* active video - vertical timing */
873 cp_write(sd
, 0xa5, (cp_start_vbi
>> 4) & 0xff);
874 cp_write(sd
, 0xa6, ((cp_start_vbi
& 0xf) << 4) |
875 ((cp_end_vbi
>> 8) & 0xf));
876 cp_write(sd
, 0xa7, cp_end_vbi
& 0xff);
878 case ADV7604_MODE_HDMI
:
879 /* set default prim_mode/vid_std for HDMI
880 accoring to [REF_03, c. 4.2] */
881 io_write(sd
, 0x00, 0x02); /* video std */
882 io_write(sd
, 0x01, 0x06); /* prim mode */
885 v4l2_dbg(2, debug
, sd
, "%s: Unknown mode %d\n",
886 __func__
, state
->mode
);
890 cp_write(sd
, 0x8f, (ch1_fr_ll
>> 8) & 0x7);
891 cp_write(sd
, 0x90, ch1_fr_ll
& 0xff);
892 cp_write(sd
, 0xab, (height
>> 4) & 0xff);
893 cp_write(sd
, 0xac, (height
& 0x0f) << 4);
896 static void set_rgb_quantization_range(struct v4l2_subdev
*sd
)
898 struct adv7604_state
*state
= to_state(sd
);
900 switch (state
->rgb_quantization_range
) {
901 case V4L2_DV_RGB_RANGE_AUTO
:
903 if (DIGITAL_INPUT
&& !(hdmi_read(sd
, 0x05) & 0x80)) {
904 /* receiving DVI-D signal */
906 /* ADV7604 selects RGB limited range regardless of
907 input format (CE/IT) in automatic mode */
908 if (state
->timings
.bt
.standards
& V4L2_DV_BT_STD_CEA861
) {
909 /* RGB limited range (16-235) */
910 io_write_and_or(sd
, 0x02, 0x0f, 0x00);
913 /* RGB full range (0-255) */
914 io_write_and_or(sd
, 0x02, 0x0f, 0x10);
917 /* receiving HDMI or analog signal, set automode */
918 io_write_and_or(sd
, 0x02, 0x0f, 0xf0);
921 case V4L2_DV_RGB_RANGE_LIMITED
:
922 /* RGB limited range (16-235) */
923 io_write_and_or(sd
, 0x02, 0x0f, 0x00);
925 case V4L2_DV_RGB_RANGE_FULL
:
926 /* RGB full range (0-255) */
927 io_write_and_or(sd
, 0x02, 0x0f, 0x10);
933 static int adv7604_s_ctrl(struct v4l2_ctrl
*ctrl
)
935 struct v4l2_subdev
*sd
= to_sd(ctrl
);
936 struct adv7604_state
*state
= to_state(sd
);
939 case V4L2_CID_BRIGHTNESS
:
940 cp_write(sd
, 0x3c, ctrl
->val
);
942 case V4L2_CID_CONTRAST
:
943 cp_write(sd
, 0x3a, ctrl
->val
);
945 case V4L2_CID_SATURATION
:
946 cp_write(sd
, 0x3b, ctrl
->val
);
949 cp_write(sd
, 0x3d, ctrl
->val
);
951 case V4L2_CID_DV_RX_RGB_RANGE
:
952 state
->rgb_quantization_range
= ctrl
->val
;
953 set_rgb_quantization_range(sd
);
955 case V4L2_CID_ADV_RX_ANALOG_SAMPLING_PHASE
:
956 /* Set the analog sampling phase. This is needed to find the
957 best sampling phase for analog video: an application or
958 driver has to try a number of phases and analyze the picture
959 quality before settling on the best performing phase. */
960 afe_write(sd
, 0xc8, ctrl
->val
);
962 case V4L2_CID_ADV_RX_FREE_RUN_COLOR_MANUAL
:
963 /* Use the default blue color for free running mode,
964 or supply your own. */
965 cp_write_and_or(sd
, 0xbf, ~0x04, (ctrl
->val
<< 2));
967 case V4L2_CID_ADV_RX_FREE_RUN_COLOR
:
968 cp_write(sd
, 0xc0, (ctrl
->val
& 0xff0000) >> 16);
969 cp_write(sd
, 0xc1, (ctrl
->val
& 0x00ff00) >> 8);
970 cp_write(sd
, 0xc2, (u8
)(ctrl
->val
& 0x0000ff));
976 /* ----------------------------------------------------------------------- */
978 static inline bool no_power(struct v4l2_subdev
*sd
)
980 /* Entire chip or CP powered off */
981 return io_read(sd
, 0x0c) & 0x24;
984 static inline bool no_signal_tmds(struct v4l2_subdev
*sd
)
986 /* TODO port B, C and D */
987 return !(io_read(sd
, 0x6a) & 0x10);
990 static inline bool no_lock_tmds(struct v4l2_subdev
*sd
)
992 return (io_read(sd
, 0x6a) & 0xe0) != 0xe0;
995 static inline bool is_hdmi(struct v4l2_subdev
*sd
)
997 return hdmi_read(sd
, 0x05) & 0x80;
1000 static inline bool no_lock_sspd(struct v4l2_subdev
*sd
)
1002 /* TODO channel 2 */
1003 return ((cp_read(sd
, 0xb5) & 0xd0) != 0xd0);
1006 static inline bool no_lock_stdi(struct v4l2_subdev
*sd
)
1008 /* TODO channel 2 */
1009 return !(cp_read(sd
, 0xb1) & 0x80);
1012 static inline bool no_signal(struct v4l2_subdev
*sd
)
1014 struct adv7604_state
*state
= to_state(sd
);
1019 ret
|= no_lock_stdi(sd
);
1020 ret
|= no_lock_sspd(sd
);
1022 if (DIGITAL_INPUT
) {
1023 ret
|= no_lock_tmds(sd
);
1024 ret
|= no_signal_tmds(sd
);
1030 static inline bool no_lock_cp(struct v4l2_subdev
*sd
)
1032 /* CP has detected a non standard number of lines on the incoming
1033 video compared to what it is configured to receive by s_dv_timings */
1034 return io_read(sd
, 0x12) & 0x01;
1037 static int adv7604_g_input_status(struct v4l2_subdev
*sd
, u32
*status
)
1039 struct adv7604_state
*state
= to_state(sd
);
1042 *status
|= no_power(sd
) ? V4L2_IN_ST_NO_POWER
: 0;
1043 *status
|= no_signal(sd
) ? V4L2_IN_ST_NO_SIGNAL
: 0;
1045 *status
|= DIGITAL_INPUT
? V4L2_IN_ST_NO_SYNC
: V4L2_IN_ST_NO_H_LOCK
;
1047 v4l2_dbg(1, debug
, sd
, "%s: status = 0x%x\n", __func__
, *status
);
1052 /* ----------------------------------------------------------------------- */
1054 static void adv7604_print_timings(struct v4l2_subdev
*sd
,
1055 struct v4l2_dv_timings
*timings
,
1056 const char *txt
, bool detailed
)
1058 struct v4l2_bt_timings
*bt
= &timings
->bt
;
1061 if (timings
->type
!= V4L2_DV_BT_656_1120
)
1067 v4l2_info(sd
, "%s %dx%d%s%d (%dx%d)",
1068 txt
, bt
->width
, bt
->height
, bt
->interlaced
? "i" : "p",
1069 (htot
* vtot
) > 0 ? ((u32
)bt
->pixelclock
/
1076 v4l2_info(sd
, " horizontal: fp = %d, %ssync = %d, bp = %d\n",
1078 (bt
->polarities
& V4L2_DV_HSYNC_POS_POL
) ? "+" : "-",
1079 bt
->hsync
, bt
->hbackporch
);
1080 v4l2_info(sd
, " vertical: fp = %d, %ssync = %d, bp = %d\n",
1082 (bt
->polarities
& V4L2_DV_VSYNC_POS_POL
) ? "+" : "-",
1083 bt
->vsync
, bt
->vbackporch
);
1084 v4l2_info(sd
, " pixelclock: %lld\n", bt
->pixelclock
);
1085 v4l2_info(sd
, " flags (0x%x):%s%s%s%s\n", bt
->flags
,
1086 (bt
->flags
& V4L2_DV_FL_REDUCED_BLANKING
) ?
1087 " Reduced blanking," : "",
1088 (bt
->flags
& V4L2_DV_FL_CAN_REDUCE_FPS
) ?
1089 " Can reduce FPS," : "",
1090 (bt
->flags
& V4L2_DV_FL_REDUCED_FPS
) ?
1091 " Reduced FPS," : "",
1092 (bt
->flags
& V4L2_DV_FL_HALF_LINE
) ?
1093 " Half line," : "");
1094 v4l2_info(sd
, " standards (0x%x):%s%s%s%s\n", bt
->standards
,
1095 (bt
->standards
& V4L2_DV_BT_STD_CEA861
) ? " CEA," : "",
1096 (bt
->standards
& V4L2_DV_BT_STD_DMT
) ? " DMT," : "",
1097 (bt
->standards
& V4L2_DV_BT_STD_CVT
) ? " CVT" : "",
1098 (bt
->standards
& V4L2_DV_BT_STD_GTF
) ? " GTF" : "");
1101 struct stdi_readback
{
1107 static int stdi2dv_timings(struct v4l2_subdev
*sd
,
1108 struct stdi_readback
*stdi
,
1109 struct v4l2_dv_timings
*timings
)
1111 struct adv7604_state
*state
= to_state(sd
);
1112 u32 hfreq
= (ADV7604_fsc
* 8) / stdi
->bl
;
1116 for (i
= 0; adv7604_timings
[i
].bt
.height
; i
++) {
1117 if (vtotal(&adv7604_timings
[i
].bt
) != stdi
->lcf
+ 1)
1119 if (adv7604_timings
[i
].bt
.vsync
!= stdi
->lcvs
)
1122 pix_clk
= hfreq
* htotal(&adv7604_timings
[i
].bt
);
1124 if ((pix_clk
< adv7604_timings
[i
].bt
.pixelclock
+ 1000000) &&
1125 (pix_clk
> adv7604_timings
[i
].bt
.pixelclock
- 1000000)) {
1126 *timings
= adv7604_timings
[i
];
1131 if (v4l2_detect_cvt(stdi
->lcf
+ 1, hfreq
, stdi
->lcvs
,
1132 (stdi
->hs_pol
== '+' ? V4L2_DV_HSYNC_POS_POL
: 0) |
1133 (stdi
->vs_pol
== '+' ? V4L2_DV_VSYNC_POS_POL
: 0),
1136 if (v4l2_detect_gtf(stdi
->lcf
+ 1, hfreq
, stdi
->lcvs
,
1137 (stdi
->hs_pol
== '+' ? V4L2_DV_HSYNC_POS_POL
: 0) |
1138 (stdi
->vs_pol
== '+' ? V4L2_DV_VSYNC_POS_POL
: 0),
1139 state
->aspect_ratio
, timings
))
1142 v4l2_dbg(2, debug
, sd
,
1143 "%s: No format candidate found for lcvs = %d, lcf=%d, bl = %d, %chsync, %cvsync\n",
1144 __func__
, stdi
->lcvs
, stdi
->lcf
, stdi
->bl
,
1145 stdi
->hs_pol
, stdi
->vs_pol
);
1149 static int read_stdi(struct v4l2_subdev
*sd
, struct stdi_readback
*stdi
)
1151 if (no_lock_stdi(sd
) || no_lock_sspd(sd
)) {
1152 v4l2_dbg(2, debug
, sd
, "%s: STDI and/or SSPD not locked\n", __func__
);
1157 stdi
->bl
= ((cp_read(sd
, 0xb1) & 0x3f) << 8) | cp_read(sd
, 0xb2);
1158 stdi
->lcf
= ((cp_read(sd
, 0xb3) & 0x7) << 8) | cp_read(sd
, 0xb4);
1159 stdi
->lcvs
= cp_read(sd
, 0xb3) >> 3;
1160 stdi
->interlaced
= io_read(sd
, 0x12) & 0x10;
1163 if ((cp_read(sd
, 0xb5) & 0x03) == 0x01) {
1164 stdi
->hs_pol
= ((cp_read(sd
, 0xb5) & 0x10) ?
1165 ((cp_read(sd
, 0xb5) & 0x08) ? '+' : '-') : 'x');
1166 stdi
->vs_pol
= ((cp_read(sd
, 0xb5) & 0x40) ?
1167 ((cp_read(sd
, 0xb5) & 0x20) ? '+' : '-') : 'x');
1173 if (no_lock_stdi(sd
) || no_lock_sspd(sd
)) {
1174 v4l2_dbg(2, debug
, sd
,
1175 "%s: signal lost during readout of STDI/SSPD\n", __func__
);
1179 if (stdi
->lcf
< 239 || stdi
->bl
< 8 || stdi
->bl
== 0x3fff) {
1180 v4l2_dbg(2, debug
, sd
, "%s: invalid signal\n", __func__
);
1181 memset(stdi
, 0, sizeof(struct stdi_readback
));
1185 v4l2_dbg(2, debug
, sd
,
1186 "%s: lcf (frame height - 1) = %d, bl = %d, lcvs (vsync) = %d, %chsync, %cvsync, %s\n",
1187 __func__
, stdi
->lcf
, stdi
->bl
, stdi
->lcvs
,
1188 stdi
->hs_pol
, stdi
->vs_pol
,
1189 stdi
->interlaced
? "interlaced" : "progressive");
1194 static int adv7604_enum_dv_timings(struct v4l2_subdev
*sd
,
1195 struct v4l2_enum_dv_timings
*timings
)
1197 if (timings
->index
>= ARRAY_SIZE(adv7604_timings
) - 1)
1199 memset(timings
->reserved
, 0, sizeof(timings
->reserved
));
1200 timings
->timings
= adv7604_timings
[timings
->index
];
1204 static int adv7604_dv_timings_cap(struct v4l2_subdev
*sd
,
1205 struct v4l2_dv_timings_cap
*cap
)
1207 struct adv7604_state
*state
= to_state(sd
);
1209 cap
->type
= V4L2_DV_BT_656_1120
;
1210 cap
->bt
.max_width
= 1920;
1211 cap
->bt
.max_height
= 1200;
1212 cap
->bt
.min_pixelclock
= 27000000;
1214 cap
->bt
.max_pixelclock
= 225000000;
1216 cap
->bt
.max_pixelclock
= 170000000;
1217 cap
->bt
.standards
= V4L2_DV_BT_STD_CEA861
| V4L2_DV_BT_STD_DMT
|
1218 V4L2_DV_BT_STD_GTF
| V4L2_DV_BT_STD_CVT
;
1219 cap
->bt
.capabilities
= V4L2_DV_BT_CAP_PROGRESSIVE
|
1220 V4L2_DV_BT_CAP_REDUCED_BLANKING
| V4L2_DV_BT_CAP_CUSTOM
;
1224 /* Fill the optional fields .standards and .flags in struct v4l2_dv_timings
1225 if the format is listed in adv7604_timings[] */
1226 static void adv7604_fill_optional_dv_timings_fields(struct v4l2_subdev
*sd
,
1227 struct v4l2_dv_timings
*timings
)
1229 struct adv7604_state
*state
= to_state(sd
);
1232 for (i
= 0; adv7604_timings
[i
].bt
.width
; i
++) {
1233 if (v4l_match_dv_timings(timings
, &adv7604_timings
[i
],
1234 DIGITAL_INPUT
? 250000 : 1000000)) {
1235 *timings
= adv7604_timings
[i
];
1241 static int adv7604_query_dv_timings(struct v4l2_subdev
*sd
,
1242 struct v4l2_dv_timings
*timings
)
1244 struct adv7604_state
*state
= to_state(sd
);
1245 struct v4l2_bt_timings
*bt
= &timings
->bt
;
1246 struct stdi_readback stdi
;
1251 memset(timings
, 0, sizeof(struct v4l2_dv_timings
));
1253 if (no_signal(sd
)) {
1254 v4l2_dbg(1, debug
, sd
, "%s: no valid signal\n", __func__
);
1259 if (read_stdi(sd
, &stdi
)) {
1260 v4l2_dbg(1, debug
, sd
, "%s: STDI/SSPD not locked\n", __func__
);
1263 bt
->interlaced
= stdi
.interlaced
?
1264 V4L2_DV_INTERLACED
: V4L2_DV_PROGRESSIVE
;
1266 if (DIGITAL_INPUT
) {
1269 timings
->type
= V4L2_DV_BT_656_1120
;
1271 bt
->width
= (hdmi_read(sd
, 0x07) & 0x0f) * 256 + hdmi_read(sd
, 0x08);
1272 bt
->height
= (hdmi_read(sd
, 0x09) & 0x0f) * 256 + hdmi_read(sd
, 0x0a);
1273 freq
= (hdmi_read(sd
, 0x06) * 1000000) +
1274 ((hdmi_read(sd
, 0x3b) & 0x30) >> 4) * 250000;
1276 /* adjust for deep color mode */
1277 unsigned bits_per_channel
= ((hdmi_read(sd
, 0x0b) & 0x60) >> 4) + 8;
1279 freq
= freq
* 8 / bits_per_channel
;
1281 bt
->pixelclock
= freq
;
1282 bt
->hfrontporch
= (hdmi_read(sd
, 0x20) & 0x03) * 256 +
1283 hdmi_read(sd
, 0x21);
1284 bt
->hsync
= (hdmi_read(sd
, 0x22) & 0x03) * 256 +
1285 hdmi_read(sd
, 0x23);
1286 bt
->hbackporch
= (hdmi_read(sd
, 0x24) & 0x03) * 256 +
1287 hdmi_read(sd
, 0x25);
1288 bt
->vfrontporch
= ((hdmi_read(sd
, 0x2a) & 0x1f) * 256 +
1289 hdmi_read(sd
, 0x2b)) / 2;
1290 bt
->vsync
= ((hdmi_read(sd
, 0x2e) & 0x1f) * 256 +
1291 hdmi_read(sd
, 0x2f)) / 2;
1292 bt
->vbackporch
= ((hdmi_read(sd
, 0x32) & 0x1f) * 256 +
1293 hdmi_read(sd
, 0x33)) / 2;
1294 bt
->polarities
= ((hdmi_read(sd
, 0x05) & 0x10) ? V4L2_DV_VSYNC_POS_POL
: 0) |
1295 ((hdmi_read(sd
, 0x05) & 0x20) ? V4L2_DV_HSYNC_POS_POL
: 0);
1296 if (bt
->interlaced
== V4L2_DV_INTERLACED
) {
1297 bt
->height
+= (hdmi_read(sd
, 0x0b) & 0x0f) * 256 +
1298 hdmi_read(sd
, 0x0c);
1299 bt
->il_vfrontporch
= ((hdmi_read(sd
, 0x2c) & 0x1f) * 256 +
1300 hdmi_read(sd
, 0x2d)) / 2;
1301 bt
->il_vsync
= ((hdmi_read(sd
, 0x30) & 0x1f) * 256 +
1302 hdmi_read(sd
, 0x31)) / 2;
1303 bt
->vbackporch
= ((hdmi_read(sd
, 0x34) & 0x1f) * 256 +
1304 hdmi_read(sd
, 0x35)) / 2;
1306 adv7604_fill_optional_dv_timings_fields(sd
, timings
);
1309 * Since LCVS values are inaccurate [REF_03, p. 275-276],
1310 * stdi2dv_timings() is called with lcvs +-1 if the first attempt fails.
1312 if (!stdi2dv_timings(sd
, &stdi
, timings
))
1315 v4l2_dbg(1, debug
, sd
, "%s: lcvs + 1 = %d\n", __func__
, stdi
.lcvs
);
1316 if (!stdi2dv_timings(sd
, &stdi
, timings
))
1319 v4l2_dbg(1, debug
, sd
, "%s: lcvs - 1 = %d\n", __func__
, stdi
.lcvs
);
1320 if (stdi2dv_timings(sd
, &stdi
, timings
)) {
1322 * The STDI block may measure wrong values, especially
1323 * for lcvs and lcf. If the driver can not find any
1324 * valid timing, the STDI block is restarted to measure
1325 * the video timings again. The function will return an
1326 * error, but the restart of STDI will generate a new
1327 * STDI interrupt and the format detection process will
1330 if (state
->restart_stdi_once
) {
1331 v4l2_dbg(1, debug
, sd
, "%s: restart STDI\n", __func__
);
1332 /* TODO restart STDI for Sync Channel 2 */
1333 /* enter one-shot mode */
1334 cp_write_and_or(sd
, 0x86, 0xf9, 0x00);
1335 /* trigger STDI restart */
1336 cp_write_and_or(sd
, 0x86, 0xf9, 0x04);
1337 /* reset to continuous mode */
1338 cp_write_and_or(sd
, 0x86, 0xf9, 0x02);
1339 state
->restart_stdi_once
= false;
1342 v4l2_dbg(1, debug
, sd
, "%s: format not supported\n", __func__
);
1345 state
->restart_stdi_once
= true;
1349 if (no_signal(sd
)) {
1350 v4l2_dbg(1, debug
, sd
, "%s: signal lost during readout\n", __func__
);
1351 memset(timings
, 0, sizeof(struct v4l2_dv_timings
));
1355 if ((!DIGITAL_INPUT
&& bt
->pixelclock
> 170000000) ||
1356 (DIGITAL_INPUT
&& bt
->pixelclock
> 225000000)) {
1357 v4l2_dbg(1, debug
, sd
, "%s: pixelclock out of range %d\n",
1358 __func__
, (u32
)bt
->pixelclock
);
1363 adv7604_print_timings(sd
, timings
,
1364 "adv7604_query_dv_timings:", true);
1369 static int adv7604_s_dv_timings(struct v4l2_subdev
*sd
,
1370 struct v4l2_dv_timings
*timings
)
1372 struct adv7604_state
*state
= to_state(sd
);
1373 struct v4l2_bt_timings
*bt
;
1381 if ((!DIGITAL_INPUT
&& bt
->pixelclock
> 170000000) ||
1382 (DIGITAL_INPUT
&& bt
->pixelclock
> 225000000)) {
1383 v4l2_dbg(1, debug
, sd
, "%s: pixelclock out of range %d\n",
1384 __func__
, (u32
)bt
->pixelclock
);
1388 adv7604_fill_optional_dv_timings_fields(sd
, timings
);
1390 state
->timings
= *timings
;
1392 cp_write(sd
, 0x91, bt
->interlaced
? 0x50 : 0x10);
1394 /* Use prim_mode and vid_std when available */
1395 err
= configure_predefined_video_timings(sd
, timings
);
1397 /* custom settings when the video format
1398 does not have prim_mode/vid_std */
1399 configure_custom_video_timings(sd
, bt
);
1402 set_rgb_quantization_range(sd
);
1406 adv7604_print_timings(sd
, timings
,
1407 "adv7604_s_dv_timings:", true);
1411 static int adv7604_g_dv_timings(struct v4l2_subdev
*sd
,
1412 struct v4l2_dv_timings
*timings
)
1414 struct adv7604_state
*state
= to_state(sd
);
1416 *timings
= state
->timings
;
1420 static void enable_input(struct v4l2_subdev
*sd
)
1422 struct adv7604_state
*state
= to_state(sd
);
1424 switch (state
->mode
) {
1425 case ADV7604_MODE_COMP
:
1426 case ADV7604_MODE_GR
:
1428 io_write(sd
, 0x15, 0xb0); /* Disable Tristate of Pins (no audio) */
1430 case ADV7604_MODE_HDMI
:
1432 hdmi_write(sd
, 0x1a, 0x0a); /* Unmute audio */
1433 hdmi_write(sd
, 0x01, 0x00); /* Enable HDMI clock terminators */
1434 io_write(sd
, 0x15, 0xa0); /* Disable Tristate of Pins */
1437 v4l2_dbg(2, debug
, sd
, "%s: Unknown mode %d\n",
1438 __func__
, state
->mode
);
1443 static void disable_input(struct v4l2_subdev
*sd
)
1446 io_write(sd
, 0x15, 0xbe); /* Tristate all outputs from video core */
1447 hdmi_write(sd
, 0x1a, 0x1a); /* Mute audio */
1448 hdmi_write(sd
, 0x01, 0x78); /* Disable HDMI clock terminators */
1451 static void select_input(struct v4l2_subdev
*sd
)
1453 struct adv7604_state
*state
= to_state(sd
);
1455 switch (state
->mode
) {
1456 case ADV7604_MODE_COMP
:
1457 case ADV7604_MODE_GR
:
1458 /* reset ADI recommended settings for HDMI: */
1459 /* "ADV7604 Register Settings Recommendations (rev. 2.5, June 2010)" p. 4. */
1460 hdmi_write(sd
, 0x0d, 0x04); /* HDMI filter optimization */
1461 hdmi_write(sd
, 0x3d, 0x00); /* DDC bus active pull-up control */
1462 hdmi_write(sd
, 0x3e, 0x74); /* TMDS PLL optimization */
1463 hdmi_write(sd
, 0x4e, 0x3b); /* TMDS PLL optimization */
1464 hdmi_write(sd
, 0x57, 0x74); /* TMDS PLL optimization */
1465 hdmi_write(sd
, 0x58, 0x63); /* TMDS PLL optimization */
1466 hdmi_write(sd
, 0x8d, 0x18); /* equaliser */
1467 hdmi_write(sd
, 0x8e, 0x34); /* equaliser */
1468 hdmi_write(sd
, 0x93, 0x88); /* equaliser */
1469 hdmi_write(sd
, 0x94, 0x2e); /* equaliser */
1470 hdmi_write(sd
, 0x96, 0x00); /* enable automatic EQ changing */
1472 afe_write(sd
, 0x00, 0x08); /* power up ADC */
1473 afe_write(sd
, 0x01, 0x06); /* power up Analog Front End */
1474 afe_write(sd
, 0xc8, 0x00); /* phase control */
1476 /* set ADI recommended settings for digitizer */
1477 /* "ADV7604 Register Settings Recommendations (rev. 2.5, June 2010)" p. 17. */
1478 afe_write(sd
, 0x12, 0x7b); /* ADC noise shaping filter controls */
1479 afe_write(sd
, 0x0c, 0x1f); /* CP core gain controls */
1480 cp_write(sd
, 0x3e, 0x04); /* CP core pre-gain control */
1481 cp_write(sd
, 0xc3, 0x39); /* CP coast control. Graphics mode */
1482 cp_write(sd
, 0x40, 0x5c); /* CP core pre-gain control. Graphics mode */
1485 case ADV7604_MODE_HDMI
:
1486 /* set ADI recommended settings for HDMI: */
1487 /* "ADV7604 Register Settings Recommendations (rev. 2.5, June 2010)" p. 4. */
1488 hdmi_write(sd
, 0x0d, 0x84); /* HDMI filter optimization */
1489 hdmi_write(sd
, 0x3d, 0x10); /* DDC bus active pull-up control */
1490 hdmi_write(sd
, 0x3e, 0x39); /* TMDS PLL optimization */
1491 hdmi_write(sd
, 0x4e, 0x3b); /* TMDS PLL optimization */
1492 hdmi_write(sd
, 0x57, 0xb6); /* TMDS PLL optimization */
1493 hdmi_write(sd
, 0x58, 0x03); /* TMDS PLL optimization */
1494 hdmi_write(sd
, 0x8d, 0x18); /* equaliser */
1495 hdmi_write(sd
, 0x8e, 0x34); /* equaliser */
1496 hdmi_write(sd
, 0x93, 0x8b); /* equaliser */
1497 hdmi_write(sd
, 0x94, 0x2d); /* equaliser */
1498 hdmi_write(sd
, 0x96, 0x01); /* enable automatic EQ changing */
1500 afe_write(sd
, 0x00, 0xff); /* power down ADC */
1501 afe_write(sd
, 0x01, 0xfe); /* power down Analog Front End */
1502 afe_write(sd
, 0xc8, 0x40); /* phase control */
1504 /* reset ADI recommended settings for digitizer */
1505 /* "ADV7604 Register Settings Recommendations (rev. 2.5, June 2010)" p. 17. */
1506 afe_write(sd
, 0x12, 0xfb); /* ADC noise shaping filter controls */
1507 afe_write(sd
, 0x0c, 0x0d); /* CP core gain controls */
1508 cp_write(sd
, 0x3e, 0x00); /* CP core pre-gain control */
1509 cp_write(sd
, 0xc3, 0x39); /* CP coast control. Graphics mode */
1510 cp_write(sd
, 0x40, 0x80); /* CP core pre-gain control. Graphics mode */
1514 v4l2_dbg(2, debug
, sd
, "%s: Unknown mode %d\n",
1515 __func__
, state
->mode
);
1520 static int adv7604_s_routing(struct v4l2_subdev
*sd
,
1521 u32 input
, u32 output
, u32 config
)
1523 struct adv7604_state
*state
= to_state(sd
);
1525 v4l2_dbg(2, debug
, sd
, "%s: input %d", __func__
, input
);
1527 state
->mode
= input
;
1538 static int adv7604_enum_mbus_fmt(struct v4l2_subdev
*sd
, unsigned int index
,
1539 enum v4l2_mbus_pixelcode
*code
)
1543 /* Good enough for now */
1544 *code
= V4L2_MBUS_FMT_FIXED
;
1548 static int adv7604_g_mbus_fmt(struct v4l2_subdev
*sd
,
1549 struct v4l2_mbus_framefmt
*fmt
)
1551 struct adv7604_state
*state
= to_state(sd
);
1553 fmt
->width
= state
->timings
.bt
.width
;
1554 fmt
->height
= state
->timings
.bt
.height
;
1555 fmt
->code
= V4L2_MBUS_FMT_FIXED
;
1556 fmt
->field
= V4L2_FIELD_NONE
;
1557 if (state
->timings
.bt
.standards
& V4L2_DV_BT_STD_CEA861
) {
1558 fmt
->colorspace
= (state
->timings
.bt
.height
<= 576) ?
1559 V4L2_COLORSPACE_SMPTE170M
: V4L2_COLORSPACE_REC709
;
1564 static int adv7604_isr(struct v4l2_subdev
*sd
, u32 status
, bool *handled
)
1566 struct adv7604_state
*state
= to_state(sd
);
1567 u8 fmt_change
, fmt_change_digital
, tx_5v
;
1571 fmt_change
= io_read(sd
, 0x43) & 0x98;
1573 io_write(sd
, 0x44, fmt_change
);
1574 fmt_change_digital
= DIGITAL_INPUT
? (io_read(sd
, 0x6b) & 0xc0) : 0;
1575 if (fmt_change_digital
)
1576 io_write(sd
, 0x6c, fmt_change_digital
);
1577 if (fmt_change
|| fmt_change_digital
) {
1578 v4l2_dbg(1, debug
, sd
,
1579 "%s: fmt_change = 0x%x, fmt_change_digital = 0x%x\n",
1580 __func__
, fmt_change
, fmt_change_digital
);
1582 adv7604_g_input_status(sd
, &input_status
);
1583 if (input_status
!= state
->prev_input_status
) {
1584 v4l2_dbg(1, debug
, sd
,
1585 "%s: input_status = 0x%x, prev_input_status = 0x%x\n",
1586 __func__
, input_status
, state
->prev_input_status
);
1587 state
->prev_input_status
= input_status
;
1588 v4l2_subdev_notify(sd
, ADV7604_FMT_CHANGE
, NULL
);
1595 tx_5v
= io_read(sd
, 0x70) & 0x10;
1597 v4l2_dbg(1, debug
, sd
, "%s: tx_5v: 0x%x\n", __func__
, tx_5v
);
1598 io_write(sd
, 0x71, tx_5v
);
1599 adv7604_s_detect_tx_5v_ctrl(sd
);
1606 static int adv7604_get_edid(struct v4l2_subdev
*sd
, struct v4l2_subdev_edid
*edid
)
1608 struct adv7604_state
*state
= to_state(sd
);
1612 if (edid
->blocks
== 0)
1614 if (edid
->start_block
>= state
->edid_blocks
)
1616 if (edid
->start_block
+ edid
->blocks
> state
->edid_blocks
)
1617 edid
->blocks
= state
->edid_blocks
- edid
->start_block
;
1620 memcpy(edid
->edid
+ edid
->start_block
* 128,
1621 state
->edid
+ edid
->start_block
* 128,
1622 edid
->blocks
* 128);
1626 static int adv7604_set_edid(struct v4l2_subdev
*sd
, struct v4l2_subdev_edid
*edid
)
1628 struct adv7604_state
*state
= to_state(sd
);
1633 if (edid
->start_block
!= 0)
1635 if (edid
->blocks
== 0) {
1636 /* Pull down the hotplug pin */
1637 v4l2_subdev_notify(sd
, ADV7604_HOTPLUG
, (void *)0);
1638 /* Disables I2C access to internal EDID ram from DDC port */
1639 rep_write_and_or(sd
, 0x77, 0xf0, 0x0);
1640 state
->edid_blocks
= 0;
1641 /* Fall back to a 16:9 aspect ratio */
1642 state
->aspect_ratio
.numerator
= 16;
1643 state
->aspect_ratio
.denominator
= 9;
1646 if (edid
->blocks
> 2)
1650 memcpy(state
->edid
, edid
->edid
, 128 * edid
->blocks
);
1651 state
->edid_blocks
= edid
->blocks
;
1652 state
->aspect_ratio
= v4l2_calc_aspect_ratio(edid
->edid
[0x15],
1654 err
= edid_write_block(sd
, 128 * edid
->blocks
, state
->edid
);
1656 v4l2_err(sd
, "error %d writing edid\n", err
);
1660 /*********** avi info frame CEA-861-E **************/
1662 static void print_avi_infoframe(struct v4l2_subdev
*sd
)
1670 v4l2_info(sd
, "receive DVI-D signal (AVI infoframe not supported)\n");
1673 if (!(io_read(sd
, 0x60) & 0x01)) {
1674 v4l2_info(sd
, "AVI infoframe not received\n");
1678 if (io_read(sd
, 0x83) & 0x01) {
1679 v4l2_info(sd
, "AVI infoframe checksum error has occurred earlier\n");
1680 io_write(sd
, 0x85, 0x01); /* clear AVI_INF_CKS_ERR_RAW */
1681 if (io_read(sd
, 0x83) & 0x01) {
1682 v4l2_info(sd
, "AVI infoframe checksum error still present\n");
1683 io_write(sd
, 0x85, 0x01); /* clear AVI_INF_CKS_ERR_RAW */
1687 avi_len
= infoframe_read(sd
, 0xe2);
1688 avi_ver
= infoframe_read(sd
, 0xe1);
1689 v4l2_info(sd
, "AVI infoframe version %d (%d byte)\n",
1692 if (avi_ver
!= 0x02)
1695 for (i
= 0; i
< 14; i
++)
1696 buf
[i
] = infoframe_read(sd
, i
);
1699 "\t%02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x\n",
1700 buf
[0], buf
[1], buf
[2], buf
[3], buf
[4], buf
[5], buf
[6], buf
[7],
1701 buf
[8], buf
[9], buf
[10], buf
[11], buf
[12], buf
[13]);
1704 static int adv7604_log_status(struct v4l2_subdev
*sd
)
1706 struct adv7604_state
*state
= to_state(sd
);
1707 struct v4l2_dv_timings timings
;
1708 struct stdi_readback stdi
;
1709 u8 reg_io_0x02
= io_read(sd
, 0x02);
1711 char *csc_coeff_sel_rb
[16] = {
1712 "bypassed", "YPbPr601 -> RGB", "reserved", "YPbPr709 -> RGB",
1713 "reserved", "RGB -> YPbPr601", "reserved", "RGB -> YPbPr709",
1714 "reserved", "YPbPr709 -> YPbPr601", "YPbPr601 -> YPbPr709",
1715 "reserved", "reserved", "reserved", "reserved", "manual"
1717 char *input_color_space_txt
[16] = {
1718 "RGB limited range (16-235)", "RGB full range (0-255)",
1719 "YCbCr Bt.601 (16-235)", "YCbCr Bt.709 (16-235)",
1720 "XvYCC Bt.601", "XvYCC Bt.709",
1721 "YCbCr Bt.601 (0-255)", "YCbCr Bt.709 (0-255)",
1722 "invalid", "invalid", "invalid", "invalid", "invalid",
1723 "invalid", "invalid", "automatic"
1725 char *rgb_quantization_range_txt
[] = {
1727 "RGB limited range (16-235)",
1728 "RGB full range (0-255)",
1730 char *deep_color_mode_txt
[4] = {
1731 "8-bits per channel",
1732 "10-bits per channel",
1733 "12-bits per channel",
1734 "16-bits per channel (not supported)"
1737 v4l2_info(sd
, "-----Chip status-----\n");
1738 v4l2_info(sd
, "Chip power: %s\n", no_power(sd
) ? "off" : "on");
1739 v4l2_info(sd
, "Connector type: %s\n", state
->connector_hdmi
?
1740 "HDMI" : (DIGITAL_INPUT
? "DVI-D" : "DVI-A"));
1741 v4l2_info(sd
, "EDID: %s\n", ((rep_read(sd
, 0x7d) & 0x01) &&
1742 (rep_read(sd
, 0x77) & 0x01)) ? "enabled" : "disabled ");
1743 v4l2_info(sd
, "CEC: %s\n", !!(cec_read(sd
, 0x2a) & 0x01) ?
1744 "enabled" : "disabled");
1746 v4l2_info(sd
, "-----Signal status-----\n");
1747 v4l2_info(sd
, "Cable detected (+5V power): %s\n",
1748 (io_read(sd
, 0x6f) & 0x10) ? "true" : "false");
1749 v4l2_info(sd
, "TMDS signal detected: %s\n",
1750 no_signal_tmds(sd
) ? "false" : "true");
1751 v4l2_info(sd
, "TMDS signal locked: %s\n",
1752 no_lock_tmds(sd
) ? "false" : "true");
1753 v4l2_info(sd
, "SSPD locked: %s\n", no_lock_sspd(sd
) ? "false" : "true");
1754 v4l2_info(sd
, "STDI locked: %s\n", no_lock_stdi(sd
) ? "false" : "true");
1755 v4l2_info(sd
, "CP locked: %s\n", no_lock_cp(sd
) ? "false" : "true");
1756 v4l2_info(sd
, "CP free run: %s\n",
1757 (!!(cp_read(sd
, 0xff) & 0x10) ? "on" : "off"));
1758 v4l2_info(sd
, "Prim-mode = 0x%x, video std = 0x%x, v_freq = 0x%x\n",
1759 io_read(sd
, 0x01) & 0x0f, io_read(sd
, 0x00) & 0x3f,
1760 (io_read(sd
, 0x01) & 0x70) >> 4);
1762 v4l2_info(sd
, "-----Video Timings-----\n");
1763 if (read_stdi(sd
, &stdi
))
1764 v4l2_info(sd
, "STDI: not locked\n");
1766 v4l2_info(sd
, "STDI: lcf (frame height - 1) = %d, bl = %d, lcvs (vsync) = %d, %s, %chsync, %cvsync\n",
1767 stdi
.lcf
, stdi
.bl
, stdi
.lcvs
,
1768 stdi
.interlaced
? "interlaced" : "progressive",
1769 stdi
.hs_pol
, stdi
.vs_pol
);
1770 if (adv7604_query_dv_timings(sd
, &timings
))
1771 v4l2_info(sd
, "No video detected\n");
1773 adv7604_print_timings(sd
, &timings
, "Detected format:", true);
1774 adv7604_print_timings(sd
, &state
->timings
, "Configured format:", true);
1779 v4l2_info(sd
, "-----Color space-----\n");
1780 v4l2_info(sd
, "RGB quantization range ctrl: %s\n",
1781 rgb_quantization_range_txt
[state
->rgb_quantization_range
]);
1782 v4l2_info(sd
, "Input color space: %s\n",
1783 input_color_space_txt
[reg_io_0x02
>> 4]);
1784 v4l2_info(sd
, "Output color space: %s %s, saturator %s\n",
1785 (reg_io_0x02
& 0x02) ? "RGB" : "YCbCr",
1786 (reg_io_0x02
& 0x04) ? "(16-235)" : "(0-255)",
1787 ((reg_io_0x02
& 0x04) ^ (reg_io_0x02
& 0x01)) ?
1788 "enabled" : "disabled");
1789 v4l2_info(sd
, "Color space conversion: %s\n",
1790 csc_coeff_sel_rb
[cp_read(sd
, 0xfc) >> 4]);
1795 v4l2_info(sd
, "-----%s status-----\n", is_hdmi(sd
) ? "HDMI" : "DVI-D");
1796 v4l2_info(sd
, "HDCP encrypted content: %s\n", (hdmi_read(sd
, 0x05) & 0x40) ? "true" : "false");
1797 v4l2_info(sd
, "HDCP keys read: %s%s\n",
1798 (hdmi_read(sd
, 0x04) & 0x20) ? "yes" : "no",
1799 (hdmi_read(sd
, 0x04) & 0x10) ? "ERROR" : "");
1801 bool audio_pll_locked
= hdmi_read(sd
, 0x04) & 0x01;
1802 bool audio_sample_packet_detect
= hdmi_read(sd
, 0x18) & 0x01;
1803 bool audio_mute
= io_read(sd
, 0x65) & 0x40;
1805 v4l2_info(sd
, "Audio: pll %s, samples %s, %s\n",
1806 audio_pll_locked
? "locked" : "not locked",
1807 audio_sample_packet_detect
? "detected" : "not detected",
1808 audio_mute
? "muted" : "enabled");
1809 if (audio_pll_locked
&& audio_sample_packet_detect
) {
1810 v4l2_info(sd
, "Audio format: %s\n",
1811 (hdmi_read(sd
, 0x07) & 0x20) ? "multi-channel" : "stereo");
1813 v4l2_info(sd
, "Audio CTS: %u\n", (hdmi_read(sd
, 0x5b) << 12) +
1814 (hdmi_read(sd
, 0x5c) << 8) +
1815 (hdmi_read(sd
, 0x5d) & 0xf0));
1816 v4l2_info(sd
, "Audio N: %u\n", ((hdmi_read(sd
, 0x5d) & 0x0f) << 16) +
1817 (hdmi_read(sd
, 0x5e) << 8) +
1818 hdmi_read(sd
, 0x5f));
1819 v4l2_info(sd
, "AV Mute: %s\n", (hdmi_read(sd
, 0x04) & 0x40) ? "on" : "off");
1821 v4l2_info(sd
, "Deep color mode: %s\n", deep_color_mode_txt
[(hdmi_read(sd
, 0x0b) & 0x60) >> 5]);
1823 print_avi_infoframe(sd
);
1829 /* ----------------------------------------------------------------------- */
1831 static const struct v4l2_ctrl_ops adv7604_ctrl_ops
= {
1832 .s_ctrl
= adv7604_s_ctrl
,
1835 static const struct v4l2_subdev_core_ops adv7604_core_ops
= {
1836 .log_status
= adv7604_log_status
,
1837 .g_ext_ctrls
= v4l2_subdev_g_ext_ctrls
,
1838 .try_ext_ctrls
= v4l2_subdev_try_ext_ctrls
,
1839 .s_ext_ctrls
= v4l2_subdev_s_ext_ctrls
,
1840 .g_ctrl
= v4l2_subdev_g_ctrl
,
1841 .s_ctrl
= v4l2_subdev_s_ctrl
,
1842 .queryctrl
= v4l2_subdev_queryctrl
,
1843 .querymenu
= v4l2_subdev_querymenu
,
1844 .interrupt_service_routine
= adv7604_isr
,
1845 #ifdef CONFIG_VIDEO_ADV_DEBUG
1846 .g_register
= adv7604_g_register
,
1847 .s_register
= adv7604_s_register
,
1851 static const struct v4l2_subdev_video_ops adv7604_video_ops
= {
1852 .s_routing
= adv7604_s_routing
,
1853 .g_input_status
= adv7604_g_input_status
,
1854 .s_dv_timings
= adv7604_s_dv_timings
,
1855 .g_dv_timings
= adv7604_g_dv_timings
,
1856 .query_dv_timings
= adv7604_query_dv_timings
,
1857 .enum_dv_timings
= adv7604_enum_dv_timings
,
1858 .dv_timings_cap
= adv7604_dv_timings_cap
,
1859 .enum_mbus_fmt
= adv7604_enum_mbus_fmt
,
1860 .g_mbus_fmt
= adv7604_g_mbus_fmt
,
1861 .try_mbus_fmt
= adv7604_g_mbus_fmt
,
1862 .s_mbus_fmt
= adv7604_g_mbus_fmt
,
1865 static const struct v4l2_subdev_pad_ops adv7604_pad_ops
= {
1866 .get_edid
= adv7604_get_edid
,
1867 .set_edid
= adv7604_set_edid
,
1870 static const struct v4l2_subdev_ops adv7604_ops
= {
1871 .core
= &adv7604_core_ops
,
1872 .video
= &adv7604_video_ops
,
1873 .pad
= &adv7604_pad_ops
,
1876 /* -------------------------- custom ctrls ---------------------------------- */
1878 static const struct v4l2_ctrl_config adv7604_ctrl_analog_sampling_phase
= {
1879 .ops
= &adv7604_ctrl_ops
,
1880 .id
= V4L2_CID_ADV_RX_ANALOG_SAMPLING_PHASE
,
1881 .name
= "Analog Sampling Phase",
1882 .type
= V4L2_CTRL_TYPE_INTEGER
,
1889 static const struct v4l2_ctrl_config adv7604_ctrl_free_run_color_manual
= {
1890 .ops
= &adv7604_ctrl_ops
,
1891 .id
= V4L2_CID_ADV_RX_FREE_RUN_COLOR_MANUAL
,
1892 .name
= "Free Running Color, Manual",
1893 .type
= V4L2_CTRL_TYPE_BOOLEAN
,
1900 static const struct v4l2_ctrl_config adv7604_ctrl_free_run_color
= {
1901 .ops
= &adv7604_ctrl_ops
,
1902 .id
= V4L2_CID_ADV_RX_FREE_RUN_COLOR
,
1903 .name
= "Free Running Color",
1904 .type
= V4L2_CTRL_TYPE_INTEGER
,
1911 /* ----------------------------------------------------------------------- */
1913 static int adv7604_core_init(struct v4l2_subdev
*sd
)
1915 struct adv7604_state
*state
= to_state(sd
);
1916 struct adv7604_platform_data
*pdata
= &state
->pdata
;
1918 hdmi_write(sd
, 0x48,
1919 (pdata
->disable_pwrdnb
? 0x80 : 0) |
1920 (pdata
->disable_cable_det_rst
? 0x40 : 0));
1925 io_write(sd
, 0x0c, 0x42); /* Power up part and power down VDP */
1926 io_write(sd
, 0x0b, 0x44); /* Power down ESDP block */
1927 cp_write(sd
, 0xcf, 0x01); /* Power down macrovision */
1930 io_write_and_or(sd
, 0x02, 0xf0,
1931 pdata
->alt_gamma
<< 3 |
1932 pdata
->op_656_range
<< 2 |
1933 pdata
->rgb_out
<< 1 |
1934 pdata
->alt_data_sat
<< 0);
1935 io_write(sd
, 0x03, pdata
->op_format_sel
);
1936 io_write_and_or(sd
, 0x04, 0x1f, pdata
->op_ch_sel
<< 5);
1937 io_write_and_or(sd
, 0x05, 0xf0, pdata
->blank_data
<< 3 |
1938 pdata
->insert_av_codes
<< 2 |
1939 pdata
->replicate_av_codes
<< 1 |
1940 pdata
->invert_cbcr
<< 0);
1942 /* TODO from platform data */
1943 cp_write(sd
, 0x69, 0x30); /* Enable CP CSC */
1944 io_write(sd
, 0x06, 0xa6); /* positive VS and HS */
1945 io_write(sd
, 0x14, 0x7f); /* Drive strength adjusted to max */
1946 cp_write(sd
, 0xba, (pdata
->hdmi_free_run_mode
<< 1) | 0x01); /* HDMI free run */
1947 cp_write(sd
, 0xf3, 0xdc); /* Low threshold to enter/exit free run mode */
1948 cp_write(sd
, 0xf9, 0x23); /* STDI ch. 1 - LCVS change threshold -
1949 ADI recommended setting [REF_01, c. 2.3.3] */
1950 cp_write(sd
, 0x45, 0x23); /* STDI ch. 2 - LCVS change threshold -
1951 ADI recommended setting [REF_01, c. 2.3.3] */
1952 cp_write(sd
, 0xc9, 0x2d); /* use prim_mode and vid_std as free run resolution
1953 for digital formats */
1955 /* TODO from platform data */
1956 afe_write(sd
, 0xb5, 0x01); /* Setting MCLK to 256Fs */
1958 afe_write(sd
, 0x02, pdata
->ain_sel
); /* Select analog input muxing mode */
1959 io_write_and_or(sd
, 0x30, ~(1 << 4), pdata
->output_bus_lsb_to_msb
<< 4);
1962 io_write(sd
, 0x40, 0xc2); /* Configure INT1 */
1963 io_write(sd
, 0x41, 0xd7); /* STDI irq for any change, disable INT2 */
1964 io_write(sd
, 0x46, 0x98); /* Enable SSPD, STDI and CP unlocked interrupts */
1965 io_write(sd
, 0x6e, 0xc0); /* Enable V_LOCKED and DE_REGEN_LCK interrupts */
1966 io_write(sd
, 0x73, 0x10); /* Enable CABLE_DET_A_ST (+5v) interrupt */
1968 return v4l2_ctrl_handler_setup(sd
->ctrl_handler
);
1971 static void adv7604_unregister_clients(struct adv7604_state
*state
)
1973 if (state
->i2c_avlink
)
1974 i2c_unregister_device(state
->i2c_avlink
);
1976 i2c_unregister_device(state
->i2c_cec
);
1977 if (state
->i2c_infoframe
)
1978 i2c_unregister_device(state
->i2c_infoframe
);
1979 if (state
->i2c_esdp
)
1980 i2c_unregister_device(state
->i2c_esdp
);
1982 i2c_unregister_device(state
->i2c_dpp
);
1984 i2c_unregister_device(state
->i2c_afe
);
1985 if (state
->i2c_repeater
)
1986 i2c_unregister_device(state
->i2c_repeater
);
1987 if (state
->i2c_edid
)
1988 i2c_unregister_device(state
->i2c_edid
);
1989 if (state
->i2c_hdmi
)
1990 i2c_unregister_device(state
->i2c_hdmi
);
1991 if (state
->i2c_test
)
1992 i2c_unregister_device(state
->i2c_test
);
1994 i2c_unregister_device(state
->i2c_cp
);
1996 i2c_unregister_device(state
->i2c_vdp
);
1999 static struct i2c_client
*adv7604_dummy_client(struct v4l2_subdev
*sd
,
2002 struct i2c_client
*client
= v4l2_get_subdevdata(sd
);
2005 io_write(sd
, io_reg
, addr
<< 1);
2006 return i2c_new_dummy(client
->adapter
, io_read(sd
, io_reg
) >> 1);
2009 static int adv7604_probe(struct i2c_client
*client
,
2010 const struct i2c_device_id
*id
)
2012 struct adv7604_state
*state
;
2013 struct adv7604_platform_data
*pdata
= client
->dev
.platform_data
;
2014 struct v4l2_ctrl_handler
*hdl
;
2015 struct v4l2_subdev
*sd
;
2018 /* Check if the adapter supports the needed features */
2019 if (!i2c_check_functionality(client
->adapter
, I2C_FUNC_SMBUS_BYTE_DATA
))
2021 v4l_dbg(1, debug
, client
, "detecting adv7604 client on address 0x%x\n",
2024 state
= devm_kzalloc(&client
->dev
, sizeof(*state
), GFP_KERNEL
);
2026 v4l_err(client
, "Could not allocate adv7604_state memory!\n");
2030 /* initialize variables */
2031 state
->restart_stdi_once
= true;
2032 state
->prev_input_status
= ~0;
2036 v4l_err(client
, "No platform data!\n");
2039 memcpy(&state
->pdata
, pdata
, sizeof(state
->pdata
));
2042 v4l2_i2c_subdev_init(sd
, client
, &adv7604_ops
);
2043 sd
->flags
|= V4L2_SUBDEV_FL_HAS_DEVNODE
;
2044 state
->connector_hdmi
= pdata
->connector_hdmi
;
2046 /* i2c access to adv7604? */
2047 if (adv_smbus_read_byte_data_check(client
, 0xfb, false) != 0x68) {
2048 v4l2_info(sd
, "not an adv7604 on address 0x%x\n",
2053 /* control handlers */
2055 v4l2_ctrl_handler_init(hdl
, 9);
2057 v4l2_ctrl_new_std(hdl
, &adv7604_ctrl_ops
,
2058 V4L2_CID_BRIGHTNESS
, -128, 127, 1, 0);
2059 v4l2_ctrl_new_std(hdl
, &adv7604_ctrl_ops
,
2060 V4L2_CID_CONTRAST
, 0, 255, 1, 128);
2061 v4l2_ctrl_new_std(hdl
, &adv7604_ctrl_ops
,
2062 V4L2_CID_SATURATION
, 0, 255, 1, 128);
2063 v4l2_ctrl_new_std(hdl
, &adv7604_ctrl_ops
,
2064 V4L2_CID_HUE
, 0, 128, 1, 0);
2066 /* private controls */
2067 state
->detect_tx_5v_ctrl
= v4l2_ctrl_new_std(hdl
, NULL
,
2068 V4L2_CID_DV_RX_POWER_PRESENT
, 0, 1, 0, 0);
2069 state
->detect_tx_5v_ctrl
->is_private
= true;
2070 state
->rgb_quantization_range_ctrl
=
2071 v4l2_ctrl_new_std_menu(hdl
, &adv7604_ctrl_ops
,
2072 V4L2_CID_DV_RX_RGB_RANGE
, V4L2_DV_RGB_RANGE_FULL
,
2073 0, V4L2_DV_RGB_RANGE_AUTO
);
2074 state
->rgb_quantization_range_ctrl
->is_private
= true;
2076 /* custom controls */
2077 state
->analog_sampling_phase_ctrl
=
2078 v4l2_ctrl_new_custom(hdl
, &adv7604_ctrl_analog_sampling_phase
, NULL
);
2079 state
->analog_sampling_phase_ctrl
->is_private
= true;
2080 state
->free_run_color_manual_ctrl
=
2081 v4l2_ctrl_new_custom(hdl
, &adv7604_ctrl_free_run_color_manual
, NULL
);
2082 state
->free_run_color_manual_ctrl
->is_private
= true;
2083 state
->free_run_color_ctrl
=
2084 v4l2_ctrl_new_custom(hdl
, &adv7604_ctrl_free_run_color
, NULL
);
2085 state
->free_run_color_ctrl
->is_private
= true;
2087 sd
->ctrl_handler
= hdl
;
2092 if (adv7604_s_detect_tx_5v_ctrl(sd
)) {
2097 state
->i2c_avlink
= adv7604_dummy_client(sd
, pdata
->i2c_avlink
, 0xf3);
2098 state
->i2c_cec
= adv7604_dummy_client(sd
, pdata
->i2c_cec
, 0xf4);
2099 state
->i2c_infoframe
= adv7604_dummy_client(sd
, pdata
->i2c_infoframe
, 0xf5);
2100 state
->i2c_esdp
= adv7604_dummy_client(sd
, pdata
->i2c_esdp
, 0xf6);
2101 state
->i2c_dpp
= adv7604_dummy_client(sd
, pdata
->i2c_dpp
, 0xf7);
2102 state
->i2c_afe
= adv7604_dummy_client(sd
, pdata
->i2c_afe
, 0xf8);
2103 state
->i2c_repeater
= adv7604_dummy_client(sd
, pdata
->i2c_repeater
, 0xf9);
2104 state
->i2c_edid
= adv7604_dummy_client(sd
, pdata
->i2c_edid
, 0xfa);
2105 state
->i2c_hdmi
= adv7604_dummy_client(sd
, pdata
->i2c_hdmi
, 0xfb);
2106 state
->i2c_test
= adv7604_dummy_client(sd
, pdata
->i2c_test
, 0xfc);
2107 state
->i2c_cp
= adv7604_dummy_client(sd
, pdata
->i2c_cp
, 0xfd);
2108 state
->i2c_vdp
= adv7604_dummy_client(sd
, pdata
->i2c_vdp
, 0xfe);
2109 if (!state
->i2c_avlink
|| !state
->i2c_cec
|| !state
->i2c_infoframe
||
2110 !state
->i2c_esdp
|| !state
->i2c_dpp
|| !state
->i2c_afe
||
2111 !state
->i2c_repeater
|| !state
->i2c_edid
|| !state
->i2c_hdmi
||
2112 !state
->i2c_test
|| !state
->i2c_cp
|| !state
->i2c_vdp
) {
2114 v4l2_err(sd
, "failed to create all i2c clients\n");
2119 state
->work_queues
= create_singlethread_workqueue(client
->name
);
2120 if (!state
->work_queues
) {
2121 v4l2_err(sd
, "Could not create work queue\n");
2126 INIT_DELAYED_WORK(&state
->delayed_work_enable_hotplug
,
2127 adv7604_delayed_work_enable_hotplug
);
2129 state
->pad
.flags
= MEDIA_PAD_FL_SOURCE
;
2130 err
= media_entity_init(&sd
->entity
, 1, &state
->pad
, 0);
2132 goto err_work_queues
;
2134 err
= adv7604_core_init(sd
);
2137 v4l2_info(sd
, "%s found @ 0x%x (%s)\n", client
->name
,
2138 client
->addr
<< 1, client
->adapter
->name
);
2142 media_entity_cleanup(&sd
->entity
);
2144 cancel_delayed_work(&state
->delayed_work_enable_hotplug
);
2145 destroy_workqueue(state
->work_queues
);
2147 adv7604_unregister_clients(state
);
2149 v4l2_ctrl_handler_free(hdl
);
2153 /* ----------------------------------------------------------------------- */
2155 static int adv7604_remove(struct i2c_client
*client
)
2157 struct v4l2_subdev
*sd
= i2c_get_clientdata(client
);
2158 struct adv7604_state
*state
= to_state(sd
);
2160 cancel_delayed_work(&state
->delayed_work_enable_hotplug
);
2161 destroy_workqueue(state
->work_queues
);
2162 v4l2_device_unregister_subdev(sd
);
2163 media_entity_cleanup(&sd
->entity
);
2164 adv7604_unregister_clients(to_state(sd
));
2165 v4l2_ctrl_handler_free(sd
->ctrl_handler
);
2169 /* ----------------------------------------------------------------------- */
2171 static struct i2c_device_id adv7604_id
[] = {
2175 MODULE_DEVICE_TABLE(i2c
, adv7604_id
);
2177 static struct i2c_driver adv7604_driver
= {
2179 .owner
= THIS_MODULE
,
2182 .probe
= adv7604_probe
,
2183 .remove
= adv7604_remove
,
2184 .id_table
= adv7604_id
,
2187 module_i2c_driver(adv7604_driver
);