projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge tag 'ia64-3.5-merge' of git://git.kernel.org/pub/scm/linux/kernel/git/aegl...
[deliverable/linux.git] / drivers / net / ethernet / marvell / mv643xx_eth.c
1 /*
2 * Driver for Marvell Discovery (MV643XX) and Marvell Orion ethernet ports
3 * Copyright (C) 2002 Matthew Dharm <mdharm@momenco.com>
4 *
5 * Based on the 64360 driver from:
6 * Copyright (C) 2002 Rabeeh Khoury <rabeeh@galileo.co.il>
7 * Rabeeh Khoury <rabeeh@marvell.com>
8 *
9 * Copyright (C) 2003 PMC-Sierra, Inc.,
10 * written by Manish Lachwani
11 *
12 * Copyright (C) 2003 Ralf Baechle <ralf@linux-mips.org>
13 *
14 * Copyright (C) 2004-2006 MontaVista Software, Inc.
15 * Dale Farnsworth <dale@farnsworth.org>
16 *
17 * Copyright (C) 2004 Steven J. Hill <sjhill1@rockwellcollins.com>
18 * <sjhill@realitydiluted.com>
19 *
20 * Copyright (C) 2007-2008 Marvell Semiconductor
21 * Lennert Buytenhek <buytenh@marvell.com>
22 *
23 * This program is free software; you can redistribute it and/or
24 * modify it under the terms of the GNU General Public License
25 * as published by the Free Software Foundation; either version 2
26 * of the License, or (at your option) any later version.
27 *
28 * This program is distributed in the hope that it will be useful,
29 * but WITHOUT ANY WARRANTY; without even the implied warranty of
30 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
31 * GNU General Public License for more details.
32 *
33 * You should have received a copy of the GNU General Public License
34 * along with this program; if not, write to the Free Software
35 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
36 */
37
38 #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
39
40 #include <linux/init.h>
41 #include <linux/dma-mapping.h>
42 #include <linux/in.h>
43 #include <linux/ip.h>
44 #include <linux/tcp.h>
45 #include <linux/udp.h>
46 #include <linux/etherdevice.h>
47 #include <linux/delay.h>
48 #include <linux/ethtool.h>
49 #include <linux/platform_device.h>
50 #include <linux/module.h>
51 #include <linux/kernel.h>
52 #include <linux/spinlock.h>
53 #include <linux/workqueue.h>
54 #include <linux/phy.h>
55 #include <linux/mv643xx_eth.h>
56 #include <linux/io.h>
57 #include <linux/types.h>
58 #include <linux/inet_lro.h>
59 #include <linux/slab.h>
60
61 static char mv643xx_eth_driver_name[] = "mv643xx_eth";
62 static char mv643xx_eth_driver_version[] = "1.4";
63
64
65 /*
66 * Registers shared between all ports.
67 */
68 #define PHY_ADDR 0x0000
69 #define SMI_REG 0x0004
70 #define SMI_BUSY 0x10000000
71 #define SMI_READ_VALID 0x08000000
72 #define SMI_OPCODE_READ 0x04000000
73 #define SMI_OPCODE_WRITE 0x00000000
74 #define ERR_INT_CAUSE 0x0080
75 #define ERR_INT_SMI_DONE 0x00000010
76 #define ERR_INT_MASK 0x0084
77 #define WINDOW_BASE(w) (0x0200 + ((w) << 3))
78 #define WINDOW_SIZE(w) (0x0204 + ((w) << 3))
79 #define WINDOW_REMAP_HIGH(w) (0x0280 + ((w) << 2))
80 #define WINDOW_BAR_ENABLE 0x0290
81 #define WINDOW_PROTECT(w) (0x0294 + ((w) << 4))
82
83 /*
84 * Main per-port registers. These live at offset 0x0400 for
85 * port #0, 0x0800 for port #1, and 0x0c00 for port #2.
86 */
87 #define PORT_CONFIG 0x0000
88 #define UNICAST_PROMISCUOUS_MODE 0x00000001
89 #define PORT_CONFIG_EXT 0x0004
90 #define MAC_ADDR_LOW 0x0014
91 #define MAC_ADDR_HIGH 0x0018
92 #define SDMA_CONFIG 0x001c
93 #define TX_BURST_SIZE_16_64BIT 0x01000000
94 #define TX_BURST_SIZE_4_64BIT 0x00800000
95 #define BLM_TX_NO_SWAP 0x00000020
96 #define BLM_RX_NO_SWAP 0x00000010
97 #define RX_BURST_SIZE_16_64BIT 0x00000008
98 #define RX_BURST_SIZE_4_64BIT 0x00000004
99 #define PORT_SERIAL_CONTROL 0x003c
100 #define SET_MII_SPEED_TO_100 0x01000000
101 #define SET_GMII_SPEED_TO_1000 0x00800000
102 #define SET_FULL_DUPLEX_MODE 0x00200000
103 #define MAX_RX_PACKET_9700BYTE 0x000a0000
104 #define DISABLE_AUTO_NEG_SPEED_GMII 0x00002000
105 #define DO_NOT_FORCE_LINK_FAIL 0x00000400
106 #define SERIAL_PORT_CONTROL_RESERVED 0x00000200
107 #define DISABLE_AUTO_NEG_FOR_FLOW_CTRL 0x00000008
108 #define DISABLE_AUTO_NEG_FOR_DUPLEX 0x00000004
109 #define FORCE_LINK_PASS 0x00000002
110 #define SERIAL_PORT_ENABLE 0x00000001
111 #define PORT_STATUS 0x0044
112 #define TX_FIFO_EMPTY 0x00000400
113 #define TX_IN_PROGRESS 0x00000080
114 #define PORT_SPEED_MASK 0x00000030
115 #define PORT_SPEED_1000 0x00000010
116 #define PORT_SPEED_100 0x00000020
117 #define PORT_SPEED_10 0x00000000
118 #define FLOW_CONTROL_ENABLED 0x00000008
119 #define FULL_DUPLEX 0x00000004
120 #define LINK_UP 0x00000002
121 #define TXQ_COMMAND 0x0048
122 #define TXQ_FIX_PRIO_CONF 0x004c
123 #define TX_BW_RATE 0x0050
124 #define TX_BW_MTU 0x0058
125 #define TX_BW_BURST 0x005c
126 #define INT_CAUSE 0x0060
127 #define INT_TX_END 0x07f80000
128 #define INT_TX_END_0 0x00080000
129 #define INT_RX 0x000003fc
130 #define INT_RX_0 0x00000004
131 #define INT_EXT 0x00000002
132 #define INT_CAUSE_EXT 0x0064
133 #define INT_EXT_LINK_PHY 0x00110000
134 #define INT_EXT_TX 0x000000ff
135 #define INT_MASK 0x0068
136 #define INT_MASK_EXT 0x006c
137 #define TX_FIFO_URGENT_THRESHOLD 0x0074
138 #define RX_DISCARD_FRAME_CNT 0x0084
139 #define RX_OVERRUN_FRAME_CNT 0x0088
140 #define TXQ_FIX_PRIO_CONF_MOVED 0x00dc
141 #define TX_BW_RATE_MOVED 0x00e0
142 #define TX_BW_MTU_MOVED 0x00e8
143 #define TX_BW_BURST_MOVED 0x00ec
144 #define RXQ_CURRENT_DESC_PTR(q) (0x020c + ((q) << 4))
145 #define RXQ_COMMAND 0x0280
146 #define TXQ_CURRENT_DESC_PTR(q) (0x02c0 + ((q) << 2))
147 #define TXQ_BW_TOKENS(q) (0x0300 + ((q) << 4))
148 #define TXQ_BW_CONF(q) (0x0304 + ((q) << 4))
149 #define TXQ_BW_WRR_CONF(q) (0x0308 + ((q) << 4))
150
151 /*
152 * Misc per-port registers.
153 */
154 #define MIB_COUNTERS(p) (0x1000 + ((p) << 7))
155 #define SPECIAL_MCAST_TABLE(p) (0x1400 + ((p) << 10))
156 #define OTHER_MCAST_TABLE(p) (0x1500 + ((p) << 10))
157 #define UNICAST_TABLE(p) (0x1600 + ((p) << 10))
158
159
160 /*
161 * SDMA configuration register default value.
162 */
163 #if defined(__BIG_ENDIAN)
164 #define PORT_SDMA_CONFIG_DEFAULT_VALUE \
165 (RX_BURST_SIZE_4_64BIT | \
166 TX_BURST_SIZE_4_64BIT)
167 #elif defined(__LITTLE_ENDIAN)
168 #define PORT_SDMA_CONFIG_DEFAULT_VALUE \
169 (RX_BURST_SIZE_4_64BIT | \
170 BLM_RX_NO_SWAP | \
171 BLM_TX_NO_SWAP | \
172 TX_BURST_SIZE_4_64BIT)
173 #else
174 #error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
175 #endif
176
177
178 /*
179 * Misc definitions.
180 */
181 #define DEFAULT_RX_QUEUE_SIZE 128
182 #define DEFAULT_TX_QUEUE_SIZE 256
183 #define SKB_DMA_REALIGN ((PAGE_SIZE - NET_SKB_PAD) % SMP_CACHE_BYTES)
184
185
186 /*
187 * RX/TX descriptors.
188 */
189 #if defined(__BIG_ENDIAN)
190 struct rx_desc {
191 u16 byte_cnt; /* Descriptor buffer byte count */
192 u16 buf_size; /* Buffer size */
193 u32 cmd_sts; /* Descriptor command status */
194 u32 next_desc_ptr; /* Next descriptor pointer */
195 u32 buf_ptr; /* Descriptor buffer pointer */
196 };
197
198 struct tx_desc {
199 u16 byte_cnt; /* buffer byte count */
200 u16 l4i_chk; /* CPU provided TCP checksum */
201 u32 cmd_sts; /* Command/status field */
202 u32 next_desc_ptr; /* Pointer to next descriptor */
203 u32 buf_ptr; /* pointer to buffer for this descriptor*/
204 };
205 #elif defined(__LITTLE_ENDIAN)
206 struct rx_desc {
207 u32 cmd_sts; /* Descriptor command status */
208 u16 buf_size; /* Buffer size */
209 u16 byte_cnt; /* Descriptor buffer byte count */
210 u32 buf_ptr; /* Descriptor buffer pointer */
211 u32 next_desc_ptr; /* Next descriptor pointer */
212 };
213
214 struct tx_desc {
215 u32 cmd_sts; /* Command/status field */
216 u16 l4i_chk; /* CPU provided TCP checksum */
217 u16 byte_cnt; /* buffer byte count */
218 u32 buf_ptr; /* pointer to buffer for this descriptor*/
219 u32 next_desc_ptr; /* Pointer to next descriptor */
220 };
221 #else
222 #error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
223 #endif
224
225 /* RX & TX descriptor command */
226 #define BUFFER_OWNED_BY_DMA 0x80000000
227
228 /* RX & TX descriptor status */
229 #define ERROR_SUMMARY 0x00000001
230
231 /* RX descriptor status */
232 #define LAYER_4_CHECKSUM_OK 0x40000000
233 #define RX_ENABLE_INTERRUPT 0x20000000
234 #define RX_FIRST_DESC 0x08000000
235 #define RX_LAST_DESC 0x04000000
236 #define RX_IP_HDR_OK 0x02000000
237 #define RX_PKT_IS_IPV4 0x01000000
238 #define RX_PKT_IS_ETHERNETV2 0x00800000
239 #define RX_PKT_LAYER4_TYPE_MASK 0x00600000
240 #define RX_PKT_LAYER4_TYPE_TCP_IPV4 0x00000000
241 #define RX_PKT_IS_VLAN_TAGGED 0x00080000
242
243 /* TX descriptor command */
244 #define TX_ENABLE_INTERRUPT 0x00800000
245 #define GEN_CRC 0x00400000
246 #define TX_FIRST_DESC 0x00200000
247 #define TX_LAST_DESC 0x00100000
248 #define ZERO_PADDING 0x00080000
249 #define GEN_IP_V4_CHECKSUM 0x00040000
250 #define GEN_TCP_UDP_CHECKSUM 0x00020000
251 #define UDP_FRAME 0x00010000
252 #define MAC_HDR_EXTRA_4_BYTES 0x00008000
253 #define MAC_HDR_EXTRA_8_BYTES 0x00000200
254
255 #define TX_IHL_SHIFT 11
256
257
258 /* global *******************************************************************/
259 struct mv643xx_eth_shared_private {
260 /*
261 * Ethernet controller base address.
262 */
263 void __iomem *base;
264
265 /*
266 * Points at the right SMI instance to use.
267 */
268 struct mv643xx_eth_shared_private *smi;
269
270 /*
271 * Provides access to local SMI interface.
272 */
273 struct mii_bus *smi_bus;
274
275 /*
276 * If we have access to the error interrupt pin (which is
277 * somewhat misnamed as it not only reflects internal errors
278 * but also reflects SMI completion), use that to wait for
279 * SMI access completion instead of polling the SMI busy bit.
280 */
281 int err_interrupt;
282 wait_queue_head_t smi_busy_wait;
283
284 /*
285 * Per-port MBUS window access register value.
286 */
287 u32 win_protect;
288
289 /*
290 * Hardware-specific parameters.
291 */
292 unsigned int t_clk;
293 int extended_rx_coal_limit;
294 int tx_bw_control;
295 int tx_csum_limit;
296 };
297
298 #define TX_BW_CONTROL_ABSENT 0
299 #define TX_BW_CONTROL_OLD_LAYOUT 1
300 #define TX_BW_CONTROL_NEW_LAYOUT 2
301
302 static int mv643xx_eth_open(struct net_device *dev);
303 static int mv643xx_eth_stop(struct net_device *dev);
304
305
306 /* per-port *****************************************************************/
307 struct mib_counters {
308 u64 good_octets_received;
309 u32 bad_octets_received;
310 u32 internal_mac_transmit_err;
311 u32 good_frames_received;
312 u32 bad_frames_received;
313 u32 broadcast_frames_received;
314 u32 multicast_frames_received;
315 u32 frames_64_octets;
316 u32 frames_65_to_127_octets;
317 u32 frames_128_to_255_octets;
318 u32 frames_256_to_511_octets;
319 u32 frames_512_to_1023_octets;
320 u32 frames_1024_to_max_octets;
321 u64 good_octets_sent;
322 u32 good_frames_sent;
323 u32 excessive_collision;
324 u32 multicast_frames_sent;
325 u32 broadcast_frames_sent;
326 u32 unrec_mac_control_received;
327 u32 fc_sent;
328 u32 good_fc_received;
329 u32 bad_fc_received;
330 u32 undersize_received;
331 u32 fragments_received;
332 u32 oversize_received;
333 u32 jabber_received;
334 u32 mac_receive_error;
335 u32 bad_crc_event;
336 u32 collision;
337 u32 late_collision;
338 /* Non MIB hardware counters */
339 u32 rx_discard;
340 u32 rx_overrun;
341 };
342
343 struct lro_counters {
344 u32 lro_aggregated;
345 u32 lro_flushed;
346 u32 lro_no_desc;
347 };
348
349 struct rx_queue {
350 int index;
351
352 int rx_ring_size;
353
354 int rx_desc_count;
355 int rx_curr_desc;
356 int rx_used_desc;
357
358 struct rx_desc *rx_desc_area;
359 dma_addr_t rx_desc_dma;
360 int rx_desc_area_size;
361 struct sk_buff **rx_skb;
362
363 struct net_lro_mgr lro_mgr;
364 struct net_lro_desc lro_arr[8];
365 };
366
367 struct tx_queue {
368 int index;
369
370 int tx_ring_size;
371
372 int tx_desc_count;
373 int tx_curr_desc;
374 int tx_used_desc;
375
376 struct tx_desc *tx_desc_area;
377 dma_addr_t tx_desc_dma;
378 int tx_desc_area_size;
379
380 struct sk_buff_head tx_skb;
381
382 unsigned long tx_packets;
383 unsigned long tx_bytes;
384 unsigned long tx_dropped;
385 };
386
387 struct mv643xx_eth_private {
388 struct mv643xx_eth_shared_private *shared;
389 void __iomem *base;
390 int port_num;
391
392 struct net_device *dev;
393
394 struct phy_device *phy;
395
396 struct timer_list mib_counters_timer;
397 spinlock_t mib_counters_lock;
398 struct mib_counters mib_counters;
399
400 struct lro_counters lro_counters;
401
402 struct work_struct tx_timeout_task;
403
404 struct napi_struct napi;
405 u32 int_mask;
406 u8 oom;
407 u8 work_link;
408 u8 work_tx;
409 u8 work_tx_end;
410 u8 work_rx;
411 u8 work_rx_refill;
412
413 int skb_size;
414 struct sk_buff_head rx_recycle;
415
416 /*
417 * RX state.
418 */
419 int rx_ring_size;
420 unsigned long rx_desc_sram_addr;
421 int rx_desc_sram_size;
422 int rxq_count;
423 struct timer_list rx_oom;
424 struct rx_queue rxq[8];
425
426 /*
427 * TX state.
428 */
429 int tx_ring_size;
430 unsigned long tx_desc_sram_addr;
431 int tx_desc_sram_size;
432 int txq_count;
433 struct tx_queue txq[8];
434 };
435
436
437 /* port register accessors **************************************************/
438 static inline u32 rdl(struct mv643xx_eth_private *mp, int offset)
439 {
440 return readl(mp->shared->base + offset);
441 }
442
443 static inline u32 rdlp(struct mv643xx_eth_private *mp, int offset)
444 {
445 return readl(mp->base + offset);
446 }
447
448 static inline void wrl(struct mv643xx_eth_private *mp, int offset, u32 data)
449 {
450 writel(data, mp->shared->base + offset);
451 }
452
453 static inline void wrlp(struct mv643xx_eth_private *mp, int offset, u32 data)
454 {
455 writel(data, mp->base + offset);
456 }
457
458
459 /* rxq/txq helper functions *************************************************/
460 static struct mv643xx_eth_private *rxq_to_mp(struct rx_queue *rxq)
461 {
462 return container_of(rxq, struct mv643xx_eth_private, rxq[rxq->index]);
463 }
464
465 static struct mv643xx_eth_private *txq_to_mp(struct tx_queue *txq)
466 {
467 return container_of(txq, struct mv643xx_eth_private, txq[txq->index]);
468 }
469
470 static void rxq_enable(struct rx_queue *rxq)
471 {
472 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
473 wrlp(mp, RXQ_COMMAND, 1 << rxq->index);
474 }
475
476 static void rxq_disable(struct rx_queue *rxq)
477 {
478 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
479 u8 mask = 1 << rxq->index;
480
481 wrlp(mp, RXQ_COMMAND, mask << 8);
482 while (rdlp(mp, RXQ_COMMAND) & mask)
483 udelay(10);
484 }
485
486 static void txq_reset_hw_ptr(struct tx_queue *txq)
487 {
488 struct mv643xx_eth_private *mp = txq_to_mp(txq);
489 u32 addr;
490
491 addr = (u32)txq->tx_desc_dma;
492 addr += txq->tx_curr_desc * sizeof(struct tx_desc);
493 wrlp(mp, TXQ_CURRENT_DESC_PTR(txq->index), addr);
494 }
495
496 static void txq_enable(struct tx_queue *txq)
497 {
498 struct mv643xx_eth_private *mp = txq_to_mp(txq);
499 wrlp(mp, TXQ_COMMAND, 1 << txq->index);
500 }
501
502 static void txq_disable(struct tx_queue *txq)
503 {
504 struct mv643xx_eth_private *mp = txq_to_mp(txq);
505 u8 mask = 1 << txq->index;
506
507 wrlp(mp, TXQ_COMMAND, mask << 8);
508 while (rdlp(mp, TXQ_COMMAND) & mask)
509 udelay(10);
510 }
511
512 static void txq_maybe_wake(struct tx_queue *txq)
513 {
514 struct mv643xx_eth_private *mp = txq_to_mp(txq);
515 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
516
517 if (netif_tx_queue_stopped(nq)) {
518 __netif_tx_lock(nq, smp_processor_id());
519 if (txq->tx_ring_size - txq->tx_desc_count >= MAX_SKB_FRAGS + 1)
520 netif_tx_wake_queue(nq);
521 __netif_tx_unlock(nq);
522 }
523 }
524
525
526 /* rx napi ******************************************************************/
527 static int
528 mv643xx_get_skb_header(struct sk_buff *skb, void **iphdr, void **tcph,
529 u64 *hdr_flags, void *priv)
530 {
531 unsigned long cmd_sts = (unsigned long)priv;
532
533 /*
534 * Make sure that this packet is Ethernet II, is not VLAN
535 * tagged, is IPv4, has a valid IP header, and is TCP.
536 */
537 if ((cmd_sts & (RX_IP_HDR_OK | RX_PKT_IS_IPV4 |
538 RX_PKT_IS_ETHERNETV2 | RX_PKT_LAYER4_TYPE_MASK |
539 RX_PKT_IS_VLAN_TAGGED)) !=
540 (RX_IP_HDR_OK | RX_PKT_IS_IPV4 |
541 RX_PKT_IS_ETHERNETV2 | RX_PKT_LAYER4_TYPE_TCP_IPV4))
542 return -1;
543
544 skb_reset_network_header(skb);
545 skb_set_transport_header(skb, ip_hdrlen(skb));
546 *iphdr = ip_hdr(skb);
547 *tcph = tcp_hdr(skb);
548 *hdr_flags = LRO_IPV4 | LRO_TCP;
549
550 return 0;
551 }
552
553 static int rxq_process(struct rx_queue *rxq, int budget)
554 {
555 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
556 struct net_device_stats *stats = &mp->dev->stats;
557 int lro_flush_needed;
558 int rx;
559
560 lro_flush_needed = 0;
561 rx = 0;
562 while (rx < budget && rxq->rx_desc_count) {
563 struct rx_desc *rx_desc;
564 unsigned int cmd_sts;
565 struct sk_buff *skb;
566 u16 byte_cnt;
567
568 rx_desc = &rxq->rx_desc_area[rxq->rx_curr_desc];
569
570 cmd_sts = rx_desc->cmd_sts;
571 if (cmd_sts & BUFFER_OWNED_BY_DMA)
572 break;
573 rmb();
574
575 skb = rxq->rx_skb[rxq->rx_curr_desc];
576 rxq->rx_skb[rxq->rx_curr_desc] = NULL;
577
578 rxq->rx_curr_desc++;
579 if (rxq->rx_curr_desc == rxq->rx_ring_size)
580 rxq->rx_curr_desc = 0;
581
582 dma_unmap_single(mp->dev->dev.parent, rx_desc->buf_ptr,
583 rx_desc->buf_size, DMA_FROM_DEVICE);
584 rxq->rx_desc_count--;
585 rx++;
586
587 mp->work_rx_refill |= 1 << rxq->index;
588
589 byte_cnt = rx_desc->byte_cnt;
590
591 /*
592 * Update statistics.
593 *
594 * Note that the descriptor byte count includes 2 dummy
595 * bytes automatically inserted by the hardware at the
596 * start of the packet (which we don't count), and a 4
597 * byte CRC at the end of the packet (which we do count).
598 */
599 stats->rx_packets++;
600 stats->rx_bytes += byte_cnt - 2;
601
602 /*
603 * In case we received a packet without first / last bits
604 * on, or the error summary bit is set, the packet needs
605 * to be dropped.
606 */
607 if ((cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC | ERROR_SUMMARY))
608 != (RX_FIRST_DESC | RX_LAST_DESC))
609 goto err;
610
611 /*
612 * The -4 is for the CRC in the trailer of the
613 * received packet
614 */
615 skb_put(skb, byte_cnt - 2 - 4);
616
617 if (cmd_sts & LAYER_4_CHECKSUM_OK)
618 skb->ip_summed = CHECKSUM_UNNECESSARY;
619 skb->protocol = eth_type_trans(skb, mp->dev);
620
621 if (skb->dev->features & NETIF_F_LRO &&
622 skb->ip_summed == CHECKSUM_UNNECESSARY) {
623 lro_receive_skb(&rxq->lro_mgr, skb, (void *)cmd_sts);
624 lro_flush_needed = 1;
625 } else
626 netif_receive_skb(skb);
627
628 continue;
629
630 err:
631 stats->rx_dropped++;
632
633 if ((cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC)) !=
634 (RX_FIRST_DESC | RX_LAST_DESC)) {
635 if (net_ratelimit())
636 netdev_err(mp->dev,
637 "received packet spanning multiple descriptors\n");
638 }
639
640 if (cmd_sts & ERROR_SUMMARY)
641 stats->rx_errors++;
642
643 dev_kfree_skb(skb);
644 }
645
646 if (lro_flush_needed)
647 lro_flush_all(&rxq->lro_mgr);
648
649 if (rx < budget)
650 mp->work_rx &= ~(1 << rxq->index);
651
652 return rx;
653 }
654
655 static int rxq_refill(struct rx_queue *rxq, int budget)
656 {
657 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
658 int refilled;
659
660 refilled = 0;
661 while (refilled < budget && rxq->rx_desc_count < rxq->rx_ring_size) {
662 struct sk_buff *skb;
663 int rx;
664 struct rx_desc *rx_desc;
665 int size;
666
667 skb = __skb_dequeue(&mp->rx_recycle);
668 if (skb == NULL)
669 skb = netdev_alloc_skb(mp->dev, mp->skb_size);
670
671 if (skb == NULL) {
672 mp->oom = 1;
673 goto oom;
674 }
675
676 if (SKB_DMA_REALIGN)
677 skb_reserve(skb, SKB_DMA_REALIGN);
678
679 refilled++;
680 rxq->rx_desc_count++;
681
682 rx = rxq->rx_used_desc++;
683 if (rxq->rx_used_desc == rxq->rx_ring_size)
684 rxq->rx_used_desc = 0;
685
686 rx_desc = rxq->rx_desc_area + rx;
687
688 size = skb->end - skb->data;
689 rx_desc->buf_ptr = dma_map_single(mp->dev->dev.parent,
690 skb->data, size,
691 DMA_FROM_DEVICE);
692 rx_desc->buf_size = size;
693 rxq->rx_skb[rx] = skb;
694 wmb();
695 rx_desc->cmd_sts = BUFFER_OWNED_BY_DMA | RX_ENABLE_INTERRUPT;
696 wmb();
697
698 /*
699 * The hardware automatically prepends 2 bytes of
700 * dummy data to each received packet, so that the
701 * IP header ends up 16-byte aligned.
702 */
703 skb_reserve(skb, 2);
704 }
705
706 if (refilled < budget)
707 mp->work_rx_refill &= ~(1 << rxq->index);
708
709 oom:
710 return refilled;
711 }
712
713
714 /* tx ***********************************************************************/
715 static inline unsigned int has_tiny_unaligned_frags(struct sk_buff *skb)
716 {
717 int frag;
718
719 for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
720 const skb_frag_t *fragp = &skb_shinfo(skb)->frags[frag];
721
722 if (skb_frag_size(fragp) <= 8 && fragp->page_offset & 7)
723 return 1;
724 }
725
726 return 0;
727 }
728
729 static void txq_submit_frag_skb(struct tx_queue *txq, struct sk_buff *skb)
730 {
731 struct mv643xx_eth_private *mp = txq_to_mp(txq);
732 int nr_frags = skb_shinfo(skb)->nr_frags;
733 int frag;
734
735 for (frag = 0; frag < nr_frags; frag++) {
736 skb_frag_t *this_frag;
737 int tx_index;
738 struct tx_desc *desc;
739
740 this_frag = &skb_shinfo(skb)->frags[frag];
741 tx_index = txq->tx_curr_desc++;
742 if (txq->tx_curr_desc == txq->tx_ring_size)
743 txq->tx_curr_desc = 0;
744 desc = &txq->tx_desc_area[tx_index];
745
746 /*
747 * The last fragment will generate an interrupt
748 * which will free the skb on TX completion.
749 */
750 if (frag == nr_frags - 1) {
751 desc->cmd_sts = BUFFER_OWNED_BY_DMA |
752 ZERO_PADDING | TX_LAST_DESC |
753 TX_ENABLE_INTERRUPT;
754 } else {
755 desc->cmd_sts = BUFFER_OWNED_BY_DMA;
756 }
757
758 desc->l4i_chk = 0;
759 desc->byte_cnt = skb_frag_size(this_frag);
760 desc->buf_ptr = skb_frag_dma_map(mp->dev->dev.parent,
761 this_frag, 0,
762 skb_frag_size(this_frag),
763 DMA_TO_DEVICE);
764 }
765 }
766
767 static inline __be16 sum16_as_be(__sum16 sum)
768 {
769 return (__force __be16)sum;
770 }
771
772 static int txq_submit_skb(struct tx_queue *txq, struct sk_buff *skb)
773 {
774 struct mv643xx_eth_private *mp = txq_to_mp(txq);
775 int nr_frags = skb_shinfo(skb)->nr_frags;
776 int tx_index;
777 struct tx_desc *desc;
778 u32 cmd_sts;
779 u16 l4i_chk;
780 int length;
781
782 cmd_sts = TX_FIRST_DESC | GEN_CRC | BUFFER_OWNED_BY_DMA;
783 l4i_chk = 0;
784
785 if (skb->ip_summed == CHECKSUM_PARTIAL) {
786 int hdr_len;
787 int tag_bytes;
788
789 BUG_ON(skb->protocol != htons(ETH_P_IP) &&
790 skb->protocol != htons(ETH_P_8021Q));
791
792 hdr_len = (void *)ip_hdr(skb) - (void *)skb->data;
793 tag_bytes = hdr_len - ETH_HLEN;
794 if (skb->len - hdr_len > mp->shared->tx_csum_limit ||
795 unlikely(tag_bytes & ~12)) {
796 if (skb_checksum_help(skb) == 0)
797 goto no_csum;
798 kfree_skb(skb);
799 return 1;
800 }
801
802 if (tag_bytes & 4)
803 cmd_sts |= MAC_HDR_EXTRA_4_BYTES;
804 if (tag_bytes & 8)
805 cmd_sts |= MAC_HDR_EXTRA_8_BYTES;
806
807 cmd_sts |= GEN_TCP_UDP_CHECKSUM |
808 GEN_IP_V4_CHECKSUM |
809 ip_hdr(skb)->ihl << TX_IHL_SHIFT;
810
811 switch (ip_hdr(skb)->protocol) {
812 case IPPROTO_UDP:
813 cmd_sts |= UDP_FRAME;
814 l4i_chk = ntohs(sum16_as_be(udp_hdr(skb)->check));
815 break;
816 case IPPROTO_TCP:
817 l4i_chk = ntohs(sum16_as_be(tcp_hdr(skb)->check));
818 break;
819 default:
820 BUG();
821 }
822 } else {
823 no_csum:
824 /* Errata BTS #50, IHL must be 5 if no HW checksum */
825 cmd_sts |= 5 << TX_IHL_SHIFT;
826 }
827
828 tx_index = txq->tx_curr_desc++;
829 if (txq->tx_curr_desc == txq->tx_ring_size)
830 txq->tx_curr_desc = 0;
831 desc = &txq->tx_desc_area[tx_index];
832
833 if (nr_frags) {
834 txq_submit_frag_skb(txq, skb);
835 length = skb_headlen(skb);
836 } else {
837 cmd_sts |= ZERO_PADDING | TX_LAST_DESC | TX_ENABLE_INTERRUPT;
838 length = skb->len;
839 }
840
841 desc->l4i_chk = l4i_chk;
842 desc->byte_cnt = length;
843 desc->buf_ptr = dma_map_single(mp->dev->dev.parent, skb->data,
844 length, DMA_TO_DEVICE);
845
846 __skb_queue_tail(&txq->tx_skb, skb);
847
848 skb_tx_timestamp(skb);
849
850 /* ensure all other descriptors are written before first cmd_sts */
851 wmb();
852 desc->cmd_sts = cmd_sts;
853
854 /* clear TX_END status */
855 mp->work_tx_end &= ~(1 << txq->index);
856
857 /* ensure all descriptors are written before poking hardware */
858 wmb();
859 txq_enable(txq);
860
861 txq->tx_desc_count += nr_frags + 1;
862
863 return 0;
864 }
865
866 static netdev_tx_t mv643xx_eth_xmit(struct sk_buff *skb, struct net_device *dev)
867 {
868 struct mv643xx_eth_private *mp = netdev_priv(dev);
869 int length, queue;
870 struct tx_queue *txq;
871 struct netdev_queue *nq;
872
873 queue = skb_get_queue_mapping(skb);
874 txq = mp->txq + queue;
875 nq = netdev_get_tx_queue(dev, queue);
876
877 if (has_tiny_unaligned_frags(skb) && __skb_linearize(skb)) {
878 txq->tx_dropped++;
879 netdev_printk(KERN_DEBUG, dev,
880 "failed to linearize skb with tiny unaligned fragment\n");
881 return NETDEV_TX_BUSY;
882 }
883
884 if (txq->tx_ring_size - txq->tx_desc_count < MAX_SKB_FRAGS + 1) {
885 if (net_ratelimit())
886 netdev_err(dev, "tx queue full?!\n");
887 kfree_skb(skb);
888 return NETDEV_TX_OK;
889 }
890
891 length = skb->len;
892
893 if (!txq_submit_skb(txq, skb)) {
894 int entries_left;
895
896 txq->tx_bytes += length;
897 txq->tx_packets++;
898
899 entries_left = txq->tx_ring_size - txq->tx_desc_count;
900 if (entries_left < MAX_SKB_FRAGS + 1)
901 netif_tx_stop_queue(nq);
902 }
903
904 return NETDEV_TX_OK;
905 }
906
907
908 /* tx napi ******************************************************************/
909 static void txq_kick(struct tx_queue *txq)
910 {
911 struct mv643xx_eth_private *mp = txq_to_mp(txq);
912 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
913 u32 hw_desc_ptr;
914 u32 expected_ptr;
915
916 __netif_tx_lock(nq, smp_processor_id());
917
918 if (rdlp(mp, TXQ_COMMAND) & (1 << txq->index))
919 goto out;
920
921 hw_desc_ptr = rdlp(mp, TXQ_CURRENT_DESC_PTR(txq->index));
922 expected_ptr = (u32)txq->tx_desc_dma +
923 txq->tx_curr_desc * sizeof(struct tx_desc);
924
925 if (hw_desc_ptr != expected_ptr)
926 txq_enable(txq);
927
928 out:
929 __netif_tx_unlock(nq);
930
931 mp->work_tx_end &= ~(1 << txq->index);
932 }
933
934 static int txq_reclaim(struct tx_queue *txq, int budget, int force)
935 {
936 struct mv643xx_eth_private *mp = txq_to_mp(txq);
937 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
938 int reclaimed;
939
940 __netif_tx_lock(nq, smp_processor_id());
941
942 reclaimed = 0;
943 while (reclaimed < budget && txq->tx_desc_count > 0) {
944 int tx_index;
945 struct tx_desc *desc;
946 u32 cmd_sts;
947 struct sk_buff *skb;
948
949 tx_index = txq->tx_used_desc;
950 desc = &txq->tx_desc_area[tx_index];
951 cmd_sts = desc->cmd_sts;
952
953 if (cmd_sts & BUFFER_OWNED_BY_DMA) {
954 if (!force)
955 break;
956 desc->cmd_sts = cmd_sts & ~BUFFER_OWNED_BY_DMA;
957 }
958
959 txq->tx_used_desc = tx_index + 1;
960 if (txq->tx_used_desc == txq->tx_ring_size)
961 txq->tx_used_desc = 0;
962
963 reclaimed++;
964 txq->tx_desc_count--;
965
966 skb = NULL;
967 if (cmd_sts & TX_LAST_DESC)
968 skb = __skb_dequeue(&txq->tx_skb);
969
970 if (cmd_sts & ERROR_SUMMARY) {
971 netdev_info(mp->dev, "tx error\n");
972 mp->dev->stats.tx_errors++;
973 }
974
975 if (cmd_sts & TX_FIRST_DESC) {
976 dma_unmap_single(mp->dev->dev.parent, desc->buf_ptr,
977 desc->byte_cnt, DMA_TO_DEVICE);
978 } else {
979 dma_unmap_page(mp->dev->dev.parent, desc->buf_ptr,
980 desc->byte_cnt, DMA_TO_DEVICE);
981 }
982
983 if (skb != NULL) {
984 if (skb_queue_len(&mp->rx_recycle) <
985 mp->rx_ring_size &&
986 skb_recycle_check(skb, mp->skb_size))
987 __skb_queue_head(&mp->rx_recycle, skb);
988 else
989 dev_kfree_skb(skb);
990 }
991 }
992
993 __netif_tx_unlock(nq);
994
995 if (reclaimed < budget)
996 mp->work_tx &= ~(1 << txq->index);
997
998 return reclaimed;
999 }
1000
1001
1002 /* tx rate control **********************************************************/
1003 /*
1004 * Set total maximum TX rate (shared by all TX queues for this port)
1005 * to 'rate' bits per second, with a maximum burst of 'burst' bytes.
1006 */
1007 static void tx_set_rate(struct mv643xx_eth_private *mp, int rate, int burst)
1008 {
1009 int token_rate;
1010 int mtu;
1011 int bucket_size;
1012
1013 token_rate = ((rate / 1000) * 64) / (mp->shared->t_clk / 1000);
1014 if (token_rate > 1023)
1015 token_rate = 1023;
1016
1017 mtu = (mp->dev->mtu + 255) >> 8;
1018 if (mtu > 63)
1019 mtu = 63;
1020
1021 bucket_size = (burst + 255) >> 8;
1022 if (bucket_size > 65535)
1023 bucket_size = 65535;
1024
1025 switch (mp->shared->tx_bw_control) {
1026 case TX_BW_CONTROL_OLD_LAYOUT:
1027 wrlp(mp, TX_BW_RATE, token_rate);
1028 wrlp(mp, TX_BW_MTU, mtu);
1029 wrlp(mp, TX_BW_BURST, bucket_size);
1030 break;
1031 case TX_BW_CONTROL_NEW_LAYOUT:
1032 wrlp(mp, TX_BW_RATE_MOVED, token_rate);
1033 wrlp(mp, TX_BW_MTU_MOVED, mtu);
1034 wrlp(mp, TX_BW_BURST_MOVED, bucket_size);
1035 break;
1036 }
1037 }
1038
1039 static void txq_set_rate(struct tx_queue *txq, int rate, int burst)
1040 {
1041 struct mv643xx_eth_private *mp = txq_to_mp(txq);
1042 int token_rate;
1043 int bucket_size;
1044
1045 token_rate = ((rate / 1000) * 64) / (mp->shared->t_clk / 1000);
1046 if (token_rate > 1023)
1047 token_rate = 1023;
1048
1049 bucket_size = (burst + 255) >> 8;
1050 if (bucket_size > 65535)
1051 bucket_size = 65535;
1052
1053 wrlp(mp, TXQ_BW_TOKENS(txq->index), token_rate << 14);
1054 wrlp(mp, TXQ_BW_CONF(txq->index), (bucket_size << 10) | token_rate);
1055 }
1056
1057 static void txq_set_fixed_prio_mode(struct tx_queue *txq)
1058 {
1059 struct mv643xx_eth_private *mp = txq_to_mp(txq);
1060 int off;
1061 u32 val;
1062
1063 /*
1064 * Turn on fixed priority mode.
1065 */
1066 off = 0;
1067 switch (mp->shared->tx_bw_control) {
1068 case TX_BW_CONTROL_OLD_LAYOUT:
1069 off = TXQ_FIX_PRIO_CONF;
1070 break;
1071 case TX_BW_CONTROL_NEW_LAYOUT:
1072 off = TXQ_FIX_PRIO_CONF_MOVED;
1073 break;
1074 }
1075
1076 if (off) {
1077 val = rdlp(mp, off);
1078 val |= 1 << txq->index;
1079 wrlp(mp, off, val);
1080 }
1081 }
1082
1083
1084 /* mii management interface *************************************************/
1085 static irqreturn_t mv643xx_eth_err_irq(int irq, void *dev_id)
1086 {
1087 struct mv643xx_eth_shared_private *msp = dev_id;
1088
1089 if (readl(msp->base + ERR_INT_CAUSE) & ERR_INT_SMI_DONE) {
1090 writel(~ERR_INT_SMI_DONE, msp->base + ERR_INT_CAUSE);
1091 wake_up(&msp->smi_busy_wait);
1092 return IRQ_HANDLED;
1093 }
1094
1095 return IRQ_NONE;
1096 }
1097
1098 static int smi_is_done(struct mv643xx_eth_shared_private *msp)
1099 {
1100 return !(readl(msp->base + SMI_REG) & SMI_BUSY);
1101 }
1102
1103 static int smi_wait_ready(struct mv643xx_eth_shared_private *msp)
1104 {
1105 if (msp->err_interrupt == NO_IRQ) {
1106 int i;
1107
1108 for (i = 0; !smi_is_done(msp); i++) {
1109 if (i == 10)
1110 return -ETIMEDOUT;
1111 msleep(10);
1112 }
1113
1114 return 0;
1115 }
1116
1117 if (!smi_is_done(msp)) {
1118 wait_event_timeout(msp->smi_busy_wait, smi_is_done(msp),
1119 msecs_to_jiffies(100));
1120 if (!smi_is_done(msp))
1121 return -ETIMEDOUT;
1122 }
1123
1124 return 0;
1125 }
1126
1127 static int smi_bus_read(struct mii_bus *bus, int addr, int reg)
1128 {
1129 struct mv643xx_eth_shared_private *msp = bus->priv;
1130 void __iomem *smi_reg = msp->base + SMI_REG;
1131 int ret;
1132
1133 if (smi_wait_ready(msp)) {
1134 pr_warn("SMI bus busy timeout\n");
1135 return -ETIMEDOUT;
1136 }
1137
1138 writel(SMI_OPCODE_READ | (reg << 21) | (addr << 16), smi_reg);
1139
1140 if (smi_wait_ready(msp)) {
1141 pr_warn("SMI bus busy timeout\n");
1142 return -ETIMEDOUT;
1143 }
1144
1145 ret = readl(smi_reg);
1146 if (!(ret & SMI_READ_VALID)) {
1147 pr_warn("SMI bus read not valid\n");
1148 return -ENODEV;
1149 }
1150
1151 return ret & 0xffff;
1152 }
1153
1154 static int smi_bus_write(struct mii_bus *bus, int addr, int reg, u16 val)
1155 {
1156 struct mv643xx_eth_shared_private *msp = bus->priv;
1157 void __iomem *smi_reg = msp->base + SMI_REG;
1158
1159 if (smi_wait_ready(msp)) {
1160 pr_warn("SMI bus busy timeout\n");
1161 return -ETIMEDOUT;
1162 }
1163
1164 writel(SMI_OPCODE_WRITE | (reg << 21) |
1165 (addr << 16) | (val & 0xffff), smi_reg);
1166
1167 if (smi_wait_ready(msp)) {
1168 pr_warn("SMI bus busy timeout\n");
1169 return -ETIMEDOUT;
1170 }
1171
1172 return 0;
1173 }
1174
1175
1176 /* statistics ***************************************************************/
1177 static struct net_device_stats *mv643xx_eth_get_stats(struct net_device *dev)
1178 {
1179 struct mv643xx_eth_private *mp = netdev_priv(dev);
1180 struct net_device_stats *stats = &dev->stats;
1181 unsigned long tx_packets = 0;
1182 unsigned long tx_bytes = 0;
1183 unsigned long tx_dropped = 0;
1184 int i;
1185
1186 for (i = 0; i < mp->txq_count; i++) {
1187 struct tx_queue *txq = mp->txq + i;
1188
1189 tx_packets += txq->tx_packets;
1190 tx_bytes += txq->tx_bytes;
1191 tx_dropped += txq->tx_dropped;
1192 }
1193
1194 stats->tx_packets = tx_packets;
1195 stats->tx_bytes = tx_bytes;
1196 stats->tx_dropped = tx_dropped;
1197
1198 return stats;
1199 }
1200
1201 static void mv643xx_eth_grab_lro_stats(struct mv643xx_eth_private *mp)
1202 {
1203 u32 lro_aggregated = 0;
1204 u32 lro_flushed = 0;
1205 u32 lro_no_desc = 0;
1206 int i;
1207
1208 for (i = 0; i < mp->rxq_count; i++) {
1209 struct rx_queue *rxq = mp->rxq + i;
1210
1211 lro_aggregated += rxq->lro_mgr.stats.aggregated;
1212 lro_flushed += rxq->lro_mgr.stats.flushed;
1213 lro_no_desc += rxq->lro_mgr.stats.no_desc;
1214 }
1215
1216 mp->lro_counters.lro_aggregated = lro_aggregated;
1217 mp->lro_counters.lro_flushed = lro_flushed;
1218 mp->lro_counters.lro_no_desc = lro_no_desc;
1219 }
1220
1221 static inline u32 mib_read(struct mv643xx_eth_private *mp, int offset)
1222 {
1223 return rdl(mp, MIB_COUNTERS(mp->port_num) + offset);
1224 }
1225
1226 static void mib_counters_clear(struct mv643xx_eth_private *mp)
1227 {
1228 int i;
1229
1230 for (i = 0; i < 0x80; i += 4)
1231 mib_read(mp, i);
1232
1233 /* Clear non MIB hw counters also */
1234 rdlp(mp, RX_DISCARD_FRAME_CNT);
1235 rdlp(mp, RX_OVERRUN_FRAME_CNT);
1236 }
1237
1238 static void mib_counters_update(struct mv643xx_eth_private *mp)
1239 {
1240 struct mib_counters *p = &mp->mib_counters;
1241
1242 spin_lock_bh(&mp->mib_counters_lock);
1243 p->good_octets_received += mib_read(mp, 0x00);
1244 p->bad_octets_received += mib_read(mp, 0x08);
1245 p->internal_mac_transmit_err += mib_read(mp, 0x0c);
1246 p->good_frames_received += mib_read(mp, 0x10);
1247 p->bad_frames_received += mib_read(mp, 0x14);
1248 p->broadcast_frames_received += mib_read(mp, 0x18);
1249 p->multicast_frames_received += mib_read(mp, 0x1c);
1250 p->frames_64_octets += mib_read(mp, 0x20);
1251 p->frames_65_to_127_octets += mib_read(mp, 0x24);
1252 p->frames_128_to_255_octets += mib_read(mp, 0x28);
1253 p->frames_256_to_511_octets += mib_read(mp, 0x2c);
1254 p->frames_512_to_1023_octets += mib_read(mp, 0x30);
1255 p->frames_1024_to_max_octets += mib_read(mp, 0x34);
1256 p->good_octets_sent += mib_read(mp, 0x38);
1257 p->good_frames_sent += mib_read(mp, 0x40);
1258 p->excessive_collision += mib_read(mp, 0x44);
1259 p->multicast_frames_sent += mib_read(mp, 0x48);
1260 p->broadcast_frames_sent += mib_read(mp, 0x4c);
1261 p->unrec_mac_control_received += mib_read(mp, 0x50);
1262 p->fc_sent += mib_read(mp, 0x54);
1263 p->good_fc_received += mib_read(mp, 0x58);
1264 p->bad_fc_received += mib_read(mp, 0x5c);
1265 p->undersize_received += mib_read(mp, 0x60);
1266 p->fragments_received += mib_read(mp, 0x64);
1267 p->oversize_received += mib_read(mp, 0x68);
1268 p->jabber_received += mib_read(mp, 0x6c);
1269 p->mac_receive_error += mib_read(mp, 0x70);
1270 p->bad_crc_event += mib_read(mp, 0x74);
1271 p->collision += mib_read(mp, 0x78);
1272 p->late_collision += mib_read(mp, 0x7c);
1273 /* Non MIB hardware counters */
1274 p->rx_discard += rdlp(mp, RX_DISCARD_FRAME_CNT);
1275 p->rx_overrun += rdlp(mp, RX_OVERRUN_FRAME_CNT);
1276 spin_unlock_bh(&mp->mib_counters_lock);
1277
1278 mod_timer(&mp->mib_counters_timer, jiffies + 30 * HZ);
1279 }
1280
1281 static void mib_counters_timer_wrapper(unsigned long _mp)
1282 {
1283 struct mv643xx_eth_private *mp = (void *)_mp;
1284
1285 mib_counters_update(mp);
1286 }
1287
1288
1289 /* interrupt coalescing *****************************************************/
1290 /*
1291 * Hardware coalescing parameters are set in units of 64 t_clk
1292 * cycles. I.e.:
1293 *
1294 * coal_delay_in_usec = 64000000 * register_value / t_clk_rate
1295 *
1296 * register_value = coal_delay_in_usec * t_clk_rate / 64000000
1297 *
1298 * In the ->set*() methods, we round the computed register value
1299 * to the nearest integer.
1300 */
1301 static unsigned int get_rx_coal(struct mv643xx_eth_private *mp)
1302 {
1303 u32 val = rdlp(mp, SDMA_CONFIG);
1304 u64 temp;
1305
1306 if (mp->shared->extended_rx_coal_limit)
1307 temp = ((val & 0x02000000) >> 10) | ((val & 0x003fff80) >> 7);
1308 else
1309 temp = (val & 0x003fff00) >> 8;
1310
1311 temp *= 64000000;
1312 do_div(temp, mp->shared->t_clk);
1313
1314 return (unsigned int)temp;
1315 }
1316
1317 static void set_rx_coal(struct mv643xx_eth_private *mp, unsigned int usec)
1318 {
1319 u64 temp;
1320 u32 val;
1321
1322 temp = (u64)usec * mp->shared->t_clk;
1323 temp += 31999999;
1324 do_div(temp, 64000000);
1325
1326 val = rdlp(mp, SDMA_CONFIG);
1327 if (mp->shared->extended_rx_coal_limit) {
1328 if (temp > 0xffff)
1329 temp = 0xffff;
1330 val &= ~0x023fff80;
1331 val |= (temp & 0x8000) << 10;
1332 val |= (temp & 0x7fff) << 7;
1333 } else {
1334 if (temp > 0x3fff)
1335 temp = 0x3fff;
1336 val &= ~0x003fff00;
1337 val |= (temp & 0x3fff) << 8;
1338 }
1339 wrlp(mp, SDMA_CONFIG, val);
1340 }
1341
1342 static unsigned int get_tx_coal(struct mv643xx_eth_private *mp)
1343 {
1344 u64 temp;
1345
1346 temp = (rdlp(mp, TX_FIFO_URGENT_THRESHOLD) & 0x3fff0) >> 4;
1347 temp *= 64000000;
1348 do_div(temp, mp->shared->t_clk);
1349
1350 return (unsigned int)temp;
1351 }
1352
1353 static void set_tx_coal(struct mv643xx_eth_private *mp, unsigned int usec)
1354 {
1355 u64 temp;
1356
1357 temp = (u64)usec * mp->shared->t_clk;
1358 temp += 31999999;
1359 do_div(temp, 64000000);
1360
1361 if (temp > 0x3fff)
1362 temp = 0x3fff;
1363
1364 wrlp(mp, TX_FIFO_URGENT_THRESHOLD, temp << 4);
1365 }
1366
1367
1368 /* ethtool ******************************************************************/
1369 struct mv643xx_eth_stats {
1370 char stat_string[ETH_GSTRING_LEN];
1371 int sizeof_stat;
1372 int netdev_off;
1373 int mp_off;
1374 };
1375
1376 #define SSTAT(m) \
1377 { #m, FIELD_SIZEOF(struct net_device_stats, m), \
1378 offsetof(struct net_device, stats.m), -1 }
1379
1380 #define MIBSTAT(m) \
1381 { #m, FIELD_SIZEOF(struct mib_counters, m), \
1382 -1, offsetof(struct mv643xx_eth_private, mib_counters.m) }
1383
1384 #define LROSTAT(m) \
1385 { #m, FIELD_SIZEOF(struct lro_counters, m), \
1386 -1, offsetof(struct mv643xx_eth_private, lro_counters.m) }
1387
1388 static const struct mv643xx_eth_stats mv643xx_eth_stats[] = {
1389 SSTAT(rx_packets),
1390 SSTAT(tx_packets),
1391 SSTAT(rx_bytes),
1392 SSTAT(tx_bytes),
1393 SSTAT(rx_errors),
1394 SSTAT(tx_errors),
1395 SSTAT(rx_dropped),
1396 SSTAT(tx_dropped),
1397 MIBSTAT(good_octets_received),
1398 MIBSTAT(bad_octets_received),
1399 MIBSTAT(internal_mac_transmit_err),
1400 MIBSTAT(good_frames_received),
1401 MIBSTAT(bad_frames_received),
1402 MIBSTAT(broadcast_frames_received),
1403 MIBSTAT(multicast_frames_received),
1404 MIBSTAT(frames_64_octets),
1405 MIBSTAT(frames_65_to_127_octets),
1406 MIBSTAT(frames_128_to_255_octets),
1407 MIBSTAT(frames_256_to_511_octets),
1408 MIBSTAT(frames_512_to_1023_octets),
1409 MIBSTAT(frames_1024_to_max_octets),
1410 MIBSTAT(good_octets_sent),
1411 MIBSTAT(good_frames_sent),
1412 MIBSTAT(excessive_collision),
1413 MIBSTAT(multicast_frames_sent),
1414 MIBSTAT(broadcast_frames_sent),
1415 MIBSTAT(unrec_mac_control_received),
1416 MIBSTAT(fc_sent),
1417 MIBSTAT(good_fc_received),
1418 MIBSTAT(bad_fc_received),
1419 MIBSTAT(undersize_received),
1420 MIBSTAT(fragments_received),
1421 MIBSTAT(oversize_received),
1422 MIBSTAT(jabber_received),
1423 MIBSTAT(mac_receive_error),
1424 MIBSTAT(bad_crc_event),
1425 MIBSTAT(collision),
1426 MIBSTAT(late_collision),
1427 MIBSTAT(rx_discard),
1428 MIBSTAT(rx_overrun),
1429 LROSTAT(lro_aggregated),
1430 LROSTAT(lro_flushed),
1431 LROSTAT(lro_no_desc),
1432 };
1433
1434 static int
1435 mv643xx_eth_get_settings_phy(struct mv643xx_eth_private *mp,
1436 struct ethtool_cmd *cmd)
1437 {
1438 int err;
1439
1440 err = phy_read_status(mp->phy);
1441 if (err == 0)
1442 err = phy_ethtool_gset(mp->phy, cmd);
1443
1444 /*
1445 * The MAC does not support 1000baseT_Half.
1446 */
1447 cmd->supported &= ~SUPPORTED_1000baseT_Half;
1448 cmd->advertising &= ~ADVERTISED_1000baseT_Half;
1449
1450 return err;
1451 }
1452
1453 static int
1454 mv643xx_eth_get_settings_phyless(struct mv643xx_eth_private *mp,
1455 struct ethtool_cmd *cmd)
1456 {
1457 u32 port_status;
1458
1459 port_status = rdlp(mp, PORT_STATUS);
1460
1461 cmd->supported = SUPPORTED_MII;
1462 cmd->advertising = ADVERTISED_MII;
1463 switch (port_status & PORT_SPEED_MASK) {
1464 case PORT_SPEED_10:
1465 ethtool_cmd_speed_set(cmd, SPEED_10);
1466 break;
1467 case PORT_SPEED_100:
1468 ethtool_cmd_speed_set(cmd, SPEED_100);
1469 break;
1470 case PORT_SPEED_1000:
1471 ethtool_cmd_speed_set(cmd, SPEED_1000);
1472 break;
1473 default:
1474 cmd->speed = -1;
1475 break;
1476 }
1477 cmd->duplex = (port_status & FULL_DUPLEX) ? DUPLEX_FULL : DUPLEX_HALF;
1478 cmd->port = PORT_MII;
1479 cmd->phy_address = 0;
1480 cmd->transceiver = XCVR_INTERNAL;
1481 cmd->autoneg = AUTONEG_DISABLE;
1482 cmd->maxtxpkt = 1;
1483 cmd->maxrxpkt = 1;
1484
1485 return 0;
1486 }
1487
1488 static int
1489 mv643xx_eth_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1490 {
1491 struct mv643xx_eth_private *mp = netdev_priv(dev);
1492
1493 if (mp->phy != NULL)
1494 return mv643xx_eth_get_settings_phy(mp, cmd);
1495 else
1496 return mv643xx_eth_get_settings_phyless(mp, cmd);
1497 }
1498
1499 static int
1500 mv643xx_eth_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1501 {
1502 struct mv643xx_eth_private *mp = netdev_priv(dev);
1503
1504 if (mp->phy == NULL)
1505 return -EINVAL;
1506
1507 /*
1508 * The MAC does not support 1000baseT_Half.
1509 */
1510 cmd->advertising &= ~ADVERTISED_1000baseT_Half;
1511
1512 return phy_ethtool_sset(mp->phy, cmd);
1513 }
1514
1515 static void mv643xx_eth_get_drvinfo(struct net_device *dev,
1516 struct ethtool_drvinfo *drvinfo)
1517 {
1518 strlcpy(drvinfo->driver, mv643xx_eth_driver_name,
1519 sizeof(drvinfo->driver));
1520 strlcpy(drvinfo->version, mv643xx_eth_driver_version,
1521 sizeof(drvinfo->version));
1522 strlcpy(drvinfo->fw_version, "N/A", sizeof(drvinfo->fw_version));
1523 strlcpy(drvinfo->bus_info, "platform", sizeof(drvinfo->bus_info));
1524 drvinfo->n_stats = ARRAY_SIZE(mv643xx_eth_stats);
1525 }
1526
1527 static int mv643xx_eth_nway_reset(struct net_device *dev)
1528 {
1529 struct mv643xx_eth_private *mp = netdev_priv(dev);
1530
1531 if (mp->phy == NULL)
1532 return -EINVAL;
1533
1534 return genphy_restart_aneg(mp->phy);
1535 }
1536
1537 static int
1538 mv643xx_eth_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
1539 {
1540 struct mv643xx_eth_private *mp = netdev_priv(dev);
1541
1542 ec->rx_coalesce_usecs = get_rx_coal(mp);
1543 ec->tx_coalesce_usecs = get_tx_coal(mp);
1544
1545 return 0;
1546 }
1547
1548 static int
1549 mv643xx_eth_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
1550 {
1551 struct mv643xx_eth_private *mp = netdev_priv(dev);
1552
1553 set_rx_coal(mp, ec->rx_coalesce_usecs);
1554 set_tx_coal(mp, ec->tx_coalesce_usecs);
1555
1556 return 0;
1557 }
1558
1559 static void
1560 mv643xx_eth_get_ringparam(struct net_device *dev, struct ethtool_ringparam *er)
1561 {
1562 struct mv643xx_eth_private *mp = netdev_priv(dev);
1563
1564 er->rx_max_pending = 4096;
1565 er->tx_max_pending = 4096;
1566
1567 er->rx_pending = mp->rx_ring_size;
1568 er->tx_pending = mp->tx_ring_size;
1569 }
1570
1571 static int
1572 mv643xx_eth_set_ringparam(struct net_device *dev, struct ethtool_ringparam *er)
1573 {
1574 struct mv643xx_eth_private *mp = netdev_priv(dev);
1575
1576 if (er->rx_mini_pending || er->rx_jumbo_pending)
1577 return -EINVAL;
1578
1579 mp->rx_ring_size = er->rx_pending < 4096 ? er->rx_pending : 4096;
1580 mp->tx_ring_size = er->tx_pending < 4096 ? er->tx_pending : 4096;
1581
1582 if (netif_running(dev)) {
1583 mv643xx_eth_stop(dev);
1584 if (mv643xx_eth_open(dev)) {
1585 netdev_err(dev,
1586 "fatal error on re-opening device after ring param change\n");
1587 return -ENOMEM;
1588 }
1589 }
1590
1591 return 0;
1592 }
1593
1594
1595 static int
1596 mv643xx_eth_set_features(struct net_device *dev, netdev_features_t features)
1597 {
1598 struct mv643xx_eth_private *mp = netdev_priv(dev);
1599 bool rx_csum = features & NETIF_F_RXCSUM;
1600
1601 wrlp(mp, PORT_CONFIG, rx_csum ? 0x02000000 : 0x00000000);
1602
1603 return 0;
1604 }
1605
1606 static void mv643xx_eth_get_strings(struct net_device *dev,
1607 uint32_t stringset, uint8_t *data)
1608 {
1609 int i;
1610
1611 if (stringset == ETH_SS_STATS) {
1612 for (i = 0; i < ARRAY_SIZE(mv643xx_eth_stats); i++) {
1613 memcpy(data + i * ETH_GSTRING_LEN,
1614 mv643xx_eth_stats[i].stat_string,
1615 ETH_GSTRING_LEN);
1616 }
1617 }
1618 }
1619
1620 static void mv643xx_eth_get_ethtool_stats(struct net_device *dev,
1621 struct ethtool_stats *stats,
1622 uint64_t *data)
1623 {
1624 struct mv643xx_eth_private *mp = netdev_priv(dev);
1625 int i;
1626
1627 mv643xx_eth_get_stats(dev);
1628 mib_counters_update(mp);
1629 mv643xx_eth_grab_lro_stats(mp);
1630
1631 for (i = 0; i < ARRAY_SIZE(mv643xx_eth_stats); i++) {
1632 const struct mv643xx_eth_stats *stat;
1633 void *p;
1634
1635 stat = mv643xx_eth_stats + i;
1636
1637 if (stat->netdev_off >= 0)
1638 p = ((void *)mp->dev) + stat->netdev_off;
1639 else
1640 p = ((void *)mp) + stat->mp_off;
1641
1642 data[i] = (stat->sizeof_stat == 8) ?
1643 *(uint64_t *)p : *(uint32_t *)p;
1644 }
1645 }
1646
1647 static int mv643xx_eth_get_sset_count(struct net_device *dev, int sset)
1648 {
1649 if (sset == ETH_SS_STATS)
1650 return ARRAY_SIZE(mv643xx_eth_stats);
1651
1652 return -EOPNOTSUPP;
1653 }
1654
1655 static const struct ethtool_ops mv643xx_eth_ethtool_ops = {
1656 .get_settings = mv643xx_eth_get_settings,
1657 .set_settings = mv643xx_eth_set_settings,
1658 .get_drvinfo = mv643xx_eth_get_drvinfo,
1659 .nway_reset = mv643xx_eth_nway_reset,
1660 .get_link = ethtool_op_get_link,
1661 .get_coalesce = mv643xx_eth_get_coalesce,
1662 .set_coalesce = mv643xx_eth_set_coalesce,
1663 .get_ringparam = mv643xx_eth_get_ringparam,
1664 .set_ringparam = mv643xx_eth_set_ringparam,
1665 .get_strings = mv643xx_eth_get_strings,
1666 .get_ethtool_stats = mv643xx_eth_get_ethtool_stats,
1667 .get_sset_count = mv643xx_eth_get_sset_count,
1668 .get_ts_info = ethtool_op_get_ts_info,
1669 };
1670
1671
1672 /* address handling *********************************************************/
1673 static void uc_addr_get(struct mv643xx_eth_private *mp, unsigned char *addr)
1674 {
1675 unsigned int mac_h = rdlp(mp, MAC_ADDR_HIGH);
1676 unsigned int mac_l = rdlp(mp, MAC_ADDR_LOW);
1677
1678 addr[0] = (mac_h >> 24) & 0xff;
1679 addr[1] = (mac_h >> 16) & 0xff;
1680 addr[2] = (mac_h >> 8) & 0xff;
1681 addr[3] = mac_h & 0xff;
1682 addr[4] = (mac_l >> 8) & 0xff;
1683 addr[5] = mac_l & 0xff;
1684 }
1685
1686 static void uc_addr_set(struct mv643xx_eth_private *mp, unsigned char *addr)
1687 {
1688 wrlp(mp, MAC_ADDR_HIGH,
1689 (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3]);
1690 wrlp(mp, MAC_ADDR_LOW, (addr[4] << 8) | addr[5]);
1691 }
1692
1693 static u32 uc_addr_filter_mask(struct net_device *dev)
1694 {
1695 struct netdev_hw_addr *ha;
1696 u32 nibbles;
1697
1698 if (dev->flags & IFF_PROMISC)
1699 return 0;
1700
1701 nibbles = 1 << (dev->dev_addr[5] & 0x0f);
1702 netdev_for_each_uc_addr(ha, dev) {
1703 if (memcmp(dev->dev_addr, ha->addr, 5))
1704 return 0;
1705 if ((dev->dev_addr[5] ^ ha->addr[5]) & 0xf0)
1706 return 0;
1707
1708 nibbles |= 1 << (ha->addr[5] & 0x0f);
1709 }
1710
1711 return nibbles;
1712 }
1713
1714 static void mv643xx_eth_program_unicast_filter(struct net_device *dev)
1715 {
1716 struct mv643xx_eth_private *mp = netdev_priv(dev);
1717 u32 port_config;
1718 u32 nibbles;
1719 int i;
1720
1721 uc_addr_set(mp, dev->dev_addr);
1722
1723 port_config = rdlp(mp, PORT_CONFIG) & ~UNICAST_PROMISCUOUS_MODE;
1724
1725 nibbles = uc_addr_filter_mask(dev);
1726 if (!nibbles) {
1727 port_config |= UNICAST_PROMISCUOUS_MODE;
1728 nibbles = 0xffff;
1729 }
1730
1731 for (i = 0; i < 16; i += 4) {
1732 int off = UNICAST_TABLE(mp->port_num) + i;
1733 u32 v;
1734
1735 v = 0;
1736 if (nibbles & 1)
1737 v |= 0x00000001;
1738 if (nibbles & 2)
1739 v |= 0x00000100;
1740 if (nibbles & 4)
1741 v |= 0x00010000;
1742 if (nibbles & 8)
1743 v |= 0x01000000;
1744 nibbles >>= 4;
1745
1746 wrl(mp, off, v);
1747 }
1748
1749 wrlp(mp, PORT_CONFIG, port_config);
1750 }
1751
1752 static int addr_crc(unsigned char *addr)
1753 {
1754 int crc = 0;
1755 int i;
1756
1757 for (i = 0; i < 6; i++) {
1758 int j;
1759
1760 crc = (crc ^ addr[i]) << 8;
1761 for (j = 7; j >= 0; j--) {
1762 if (crc & (0x100 << j))
1763 crc ^= 0x107 << j;
1764 }
1765 }
1766
1767 return crc;
1768 }
1769
1770 static void mv643xx_eth_program_multicast_filter(struct net_device *dev)
1771 {
1772 struct mv643xx_eth_private *mp = netdev_priv(dev);
1773 u32 *mc_spec;
1774 u32 *mc_other;
1775 struct netdev_hw_addr *ha;
1776 int i;
1777
1778 if (dev->flags & (IFF_PROMISC | IFF_ALLMULTI)) {
1779 int port_num;
1780 u32 accept;
1781
1782 oom:
1783 port_num = mp->port_num;
1784 accept = 0x01010101;
1785 for (i = 0; i < 0x100; i += 4) {
1786 wrl(mp, SPECIAL_MCAST_TABLE(port_num) + i, accept);
1787 wrl(mp, OTHER_MCAST_TABLE(port_num) + i, accept);
1788 }
1789 return;
1790 }
1791
1792 mc_spec = kmalloc(0x200, GFP_ATOMIC);
1793 if (mc_spec == NULL)
1794 goto oom;
1795 mc_other = mc_spec + (0x100 >> 2);
1796
1797 memset(mc_spec, 0, 0x100);
1798 memset(mc_other, 0, 0x100);
1799
1800 netdev_for_each_mc_addr(ha, dev) {
1801 u8 *a = ha->addr;
1802 u32 *table;
1803 int entry;
1804
1805 if (memcmp(a, "\x01\x00\x5e\x00\x00", 5) == 0) {
1806 table = mc_spec;
1807 entry = a[5];
1808 } else {
1809 table = mc_other;
1810 entry = addr_crc(a);
1811 }
1812
1813 table[entry >> 2] |= 1 << (8 * (entry & 3));
1814 }
1815
1816 for (i = 0; i < 0x100; i += 4) {
1817 wrl(mp, SPECIAL_MCAST_TABLE(mp->port_num) + i, mc_spec[i >> 2]);
1818 wrl(mp, OTHER_MCAST_TABLE(mp->port_num) + i, mc_other[i >> 2]);
1819 }
1820
1821 kfree(mc_spec);
1822 }
1823
1824 static void mv643xx_eth_set_rx_mode(struct net_device *dev)
1825 {
1826 mv643xx_eth_program_unicast_filter(dev);
1827 mv643xx_eth_program_multicast_filter(dev);
1828 }
1829
1830 static int mv643xx_eth_set_mac_address(struct net_device *dev, void *addr)
1831 {
1832 struct sockaddr *sa = addr;
1833
1834 if (!is_valid_ether_addr(sa->sa_data))
1835 return -EADDRNOTAVAIL;
1836
1837 memcpy(dev->dev_addr, sa->sa_data, ETH_ALEN);
1838
1839 netif_addr_lock_bh(dev);
1840 mv643xx_eth_program_unicast_filter(dev);
1841 netif_addr_unlock_bh(dev);
1842
1843 return 0;
1844 }
1845
1846
1847 /* rx/tx queue initialisation ***********************************************/
1848 static int rxq_init(struct mv643xx_eth_private *mp, int index)
1849 {
1850 struct rx_queue *rxq = mp->rxq + index;
1851 struct rx_desc *rx_desc;
1852 int size;
1853 int i;
1854
1855 rxq->index = index;
1856
1857 rxq->rx_ring_size = mp->rx_ring_size;
1858
1859 rxq->rx_desc_count = 0;
1860 rxq->rx_curr_desc = 0;
1861 rxq->rx_used_desc = 0;
1862
1863 size = rxq->rx_ring_size * sizeof(struct rx_desc);
1864
1865 if (index == 0 && size <= mp->rx_desc_sram_size) {
1866 rxq->rx_desc_area = ioremap(mp->rx_desc_sram_addr,
1867 mp->rx_desc_sram_size);
1868 rxq->rx_desc_dma = mp->rx_desc_sram_addr;
1869 } else {
1870 rxq->rx_desc_area = dma_alloc_coherent(mp->dev->dev.parent,
1871 size, &rxq->rx_desc_dma,
1872 GFP_KERNEL);
1873 }
1874
1875 if (rxq->rx_desc_area == NULL) {
1876 netdev_err(mp->dev,
1877 "can't allocate rx ring (%d bytes)\n", size);
1878 goto out;
1879 }
1880 memset(rxq->rx_desc_area, 0, size);
1881
1882 rxq->rx_desc_area_size = size;
1883 rxq->rx_skb = kmalloc(rxq->rx_ring_size * sizeof(*rxq->rx_skb),
1884 GFP_KERNEL);
1885 if (rxq->rx_skb == NULL) {
1886 netdev_err(mp->dev, "can't allocate rx skb ring\n");
1887 goto out_free;
1888 }
1889
1890 rx_desc = (struct rx_desc *)rxq->rx_desc_area;
1891 for (i = 0; i < rxq->rx_ring_size; i++) {
1892 int nexti;
1893
1894 nexti = i + 1;
1895 if (nexti == rxq->rx_ring_size)
1896 nexti = 0;
1897
1898 rx_desc[i].next_desc_ptr = rxq->rx_desc_dma +
1899 nexti * sizeof(struct rx_desc);
1900 }
1901
1902 rxq->lro_mgr.dev = mp->dev;
1903 memset(&rxq->lro_mgr.stats, 0, sizeof(rxq->lro_mgr.stats));
1904 rxq->lro_mgr.features = LRO_F_NAPI;
1905 rxq->lro_mgr.ip_summed = CHECKSUM_UNNECESSARY;
1906 rxq->lro_mgr.ip_summed_aggr = CHECKSUM_UNNECESSARY;
1907 rxq->lro_mgr.max_desc = ARRAY_SIZE(rxq->lro_arr);
1908 rxq->lro_mgr.max_aggr = 32;
1909 rxq->lro_mgr.frag_align_pad = 0;
1910 rxq->lro_mgr.lro_arr = rxq->lro_arr;
1911 rxq->lro_mgr.get_skb_header = mv643xx_get_skb_header;
1912
1913 memset(&rxq->lro_arr, 0, sizeof(rxq->lro_arr));
1914
1915 return 0;
1916
1917
1918 out_free:
1919 if (index == 0 && size <= mp->rx_desc_sram_size)
1920 iounmap(rxq->rx_desc_area);
1921 else
1922 dma_free_coherent(mp->dev->dev.parent, size,
1923 rxq->rx_desc_area,
1924 rxq->rx_desc_dma);
1925
1926 out:
1927 return -ENOMEM;
1928 }
1929
1930 static void rxq_deinit(struct rx_queue *rxq)
1931 {
1932 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
1933 int i;
1934
1935 rxq_disable(rxq);
1936
1937 for (i = 0; i < rxq->rx_ring_size; i++) {
1938 if (rxq->rx_skb[i]) {
1939 dev_kfree_skb(rxq->rx_skb[i]);
1940 rxq->rx_desc_count--;
1941 }
1942 }
1943
1944 if (rxq->rx_desc_count) {
1945 netdev_err(mp->dev, "error freeing rx ring -- %d skbs stuck\n",
1946 rxq->rx_desc_count);
1947 }
1948
1949 if (rxq->index == 0 &&
1950 rxq->rx_desc_area_size <= mp->rx_desc_sram_size)
1951 iounmap(rxq->rx_desc_area);
1952 else
1953 dma_free_coherent(mp->dev->dev.parent, rxq->rx_desc_area_size,
1954 rxq->rx_desc_area, rxq->rx_desc_dma);
1955
1956 kfree(rxq->rx_skb);
1957 }
1958
1959 static int txq_init(struct mv643xx_eth_private *mp, int index)
1960 {
1961 struct tx_queue *txq = mp->txq + index;
1962 struct tx_desc *tx_desc;
1963 int size;
1964 int i;
1965
1966 txq->index = index;
1967
1968 txq->tx_ring_size = mp->tx_ring_size;
1969
1970 txq->tx_desc_count = 0;
1971 txq->tx_curr_desc = 0;
1972 txq->tx_used_desc = 0;
1973
1974 size = txq->tx_ring_size * sizeof(struct tx_desc);
1975
1976 if (index == 0 && size <= mp->tx_desc_sram_size) {
1977 txq->tx_desc_area = ioremap(mp->tx_desc_sram_addr,
1978 mp->tx_desc_sram_size);
1979 txq->tx_desc_dma = mp->tx_desc_sram_addr;
1980 } else {
1981 txq->tx_desc_area = dma_alloc_coherent(mp->dev->dev.parent,
1982 size, &txq->tx_desc_dma,
1983 GFP_KERNEL);
1984 }
1985
1986 if (txq->tx_desc_area == NULL) {
1987 netdev_err(mp->dev,
1988 "can't allocate tx ring (%d bytes)\n", size);
1989 return -ENOMEM;
1990 }
1991 memset(txq->tx_desc_area, 0, size);
1992
1993 txq->tx_desc_area_size = size;
1994
1995 tx_desc = (struct tx_desc *)txq->tx_desc_area;
1996 for (i = 0; i < txq->tx_ring_size; i++) {
1997 struct tx_desc *txd = tx_desc + i;
1998 int nexti;
1999
2000 nexti = i + 1;
2001 if (nexti == txq->tx_ring_size)
2002 nexti = 0;
2003
2004 txd->cmd_sts = 0;
2005 txd->next_desc_ptr = txq->tx_desc_dma +
2006 nexti * sizeof(struct tx_desc);
2007 }
2008
2009 skb_queue_head_init(&txq->tx_skb);
2010
2011 return 0;
2012 }
2013
2014 static void txq_deinit(struct tx_queue *txq)
2015 {
2016 struct mv643xx_eth_private *mp = txq_to_mp(txq);
2017
2018 txq_disable(txq);
2019 txq_reclaim(txq, txq->tx_ring_size, 1);
2020
2021 BUG_ON(txq->tx_used_desc != txq->tx_curr_desc);
2022
2023 if (txq->index == 0 &&
2024 txq->tx_desc_area_size <= mp->tx_desc_sram_size)
2025 iounmap(txq->tx_desc_area);
2026 else
2027 dma_free_coherent(mp->dev->dev.parent, txq->tx_desc_area_size,
2028 txq->tx_desc_area, txq->tx_desc_dma);
2029 }
2030
2031
2032 /* netdev ops and related ***************************************************/
2033 static int mv643xx_eth_collect_events(struct mv643xx_eth_private *mp)
2034 {
2035 u32 int_cause;
2036 u32 int_cause_ext;
2037
2038 int_cause = rdlp(mp, INT_CAUSE) & mp->int_mask;
2039 if (int_cause == 0)
2040 return 0;
2041
2042 int_cause_ext = 0;
2043 if (int_cause & INT_EXT) {
2044 int_cause &= ~INT_EXT;
2045 int_cause_ext = rdlp(mp, INT_CAUSE_EXT);
2046 }
2047
2048 if (int_cause) {
2049 wrlp(mp, INT_CAUSE, ~int_cause);
2050 mp->work_tx_end |= ((int_cause & INT_TX_END) >> 19) &
2051 ~(rdlp(mp, TXQ_COMMAND) & 0xff);
2052 mp->work_rx |= (int_cause & INT_RX) >> 2;
2053 }
2054
2055 int_cause_ext &= INT_EXT_LINK_PHY | INT_EXT_TX;
2056 if (int_cause_ext) {
2057 wrlp(mp, INT_CAUSE_EXT, ~int_cause_ext);
2058 if (int_cause_ext & INT_EXT_LINK_PHY)
2059 mp->work_link = 1;
2060 mp->work_tx |= int_cause_ext & INT_EXT_TX;
2061 }
2062
2063 return 1;
2064 }
2065
2066 static irqreturn_t mv643xx_eth_irq(int irq, void *dev_id)
2067 {
2068 struct net_device *dev = (struct net_device *)dev_id;
2069 struct mv643xx_eth_private *mp = netdev_priv(dev);
2070
2071 if (unlikely(!mv643xx_eth_collect_events(mp)))
2072 return IRQ_NONE;
2073
2074 wrlp(mp, INT_MASK, 0);
2075 napi_schedule(&mp->napi);
2076
2077 return IRQ_HANDLED;
2078 }
2079
2080 static void handle_link_event(struct mv643xx_eth_private *mp)
2081 {
2082 struct net_device *dev = mp->dev;
2083 u32 port_status;
2084 int speed;
2085 int duplex;
2086 int fc;
2087
2088 port_status = rdlp(mp, PORT_STATUS);
2089 if (!(port_status & LINK_UP)) {
2090 if (netif_carrier_ok(dev)) {
2091 int i;
2092
2093 netdev_info(dev, "link down\n");
2094
2095 netif_carrier_off(dev);
2096
2097 for (i = 0; i < mp->txq_count; i++) {
2098 struct tx_queue *txq = mp->txq + i;
2099
2100 txq_reclaim(txq, txq->tx_ring_size, 1);
2101 txq_reset_hw_ptr(txq);
2102 }
2103 }
2104 return;
2105 }
2106
2107 switch (port_status & PORT_SPEED_MASK) {
2108 case PORT_SPEED_10:
2109 speed = 10;
2110 break;
2111 case PORT_SPEED_100:
2112 speed = 100;
2113 break;
2114 case PORT_SPEED_1000:
2115 speed = 1000;
2116 break;
2117 default:
2118 speed = -1;
2119 break;
2120 }
2121 duplex = (port_status & FULL_DUPLEX) ? 1 : 0;
2122 fc = (port_status & FLOW_CONTROL_ENABLED) ? 1 : 0;
2123
2124 netdev_info(dev, "link up, %d Mb/s, %s duplex, flow control %sabled\n",
2125 speed, duplex ? "full" : "half", fc ? "en" : "dis");
2126
2127 if (!netif_carrier_ok(dev))
2128 netif_carrier_on(dev);
2129 }
2130
2131 static int mv643xx_eth_poll(struct napi_struct *napi, int budget)
2132 {
2133 struct mv643xx_eth_private *mp;
2134 int work_done;
2135
2136 mp = container_of(napi, struct mv643xx_eth_private, napi);
2137
2138 if (unlikely(mp->oom)) {
2139 mp->oom = 0;
2140 del_timer(&mp->rx_oom);
2141 }
2142
2143 work_done = 0;
2144 while (work_done < budget) {
2145 u8 queue_mask;
2146 int queue;
2147 int work_tbd;
2148
2149 if (mp->work_link) {
2150 mp->work_link = 0;
2151 handle_link_event(mp);
2152 work_done++;
2153 continue;
2154 }
2155
2156 queue_mask = mp->work_tx | mp->work_tx_end | mp->work_rx;
2157 if (likely(!mp->oom))
2158 queue_mask |= mp->work_rx_refill;
2159
2160 if (!queue_mask) {
2161 if (mv643xx_eth_collect_events(mp))
2162 continue;
2163 break;
2164 }
2165
2166 queue = fls(queue_mask) - 1;
2167 queue_mask = 1 << queue;
2168
2169 work_tbd = budget - work_done;
2170 if (work_tbd > 16)
2171 work_tbd = 16;
2172
2173 if (mp->work_tx_end & queue_mask) {
2174 txq_kick(mp->txq + queue);
2175 } else if (mp->work_tx & queue_mask) {
2176 work_done += txq_reclaim(mp->txq + queue, work_tbd, 0);
2177 txq_maybe_wake(mp->txq + queue);
2178 } else if (mp->work_rx & queue_mask) {
2179 work_done += rxq_process(mp->rxq + queue, work_tbd);
2180 } else if (!mp->oom && (mp->work_rx_refill & queue_mask)) {
2181 work_done += rxq_refill(mp->rxq + queue, work_tbd);
2182 } else {
2183 BUG();
2184 }
2185 }
2186
2187 if (work_done < budget) {
2188 if (mp->oom)
2189 mod_timer(&mp->rx_oom, jiffies + (HZ / 10));
2190 napi_complete(napi);
2191 wrlp(mp, INT_MASK, mp->int_mask);
2192 }
2193
2194 return work_done;
2195 }
2196
2197 static inline void oom_timer_wrapper(unsigned long data)
2198 {
2199 struct mv643xx_eth_private *mp = (void *)data;
2200
2201 napi_schedule(&mp->napi);
2202 }
2203
2204 static void phy_reset(struct mv643xx_eth_private *mp)
2205 {
2206 int data;
2207
2208 data = phy_read(mp->phy, MII_BMCR);
2209 if (data < 0)
2210 return;
2211
2212 data |= BMCR_RESET;
2213 if (phy_write(mp->phy, MII_BMCR, data) < 0)
2214 return;
2215
2216 do {
2217 data = phy_read(mp->phy, MII_BMCR);
2218 } while (data >= 0 && data & BMCR_RESET);
2219 }
2220
2221 static void port_start(struct mv643xx_eth_private *mp)
2222 {
2223 u32 pscr;
2224 int i;
2225
2226 /*
2227 * Perform PHY reset, if there is a PHY.
2228 */
2229 if (mp->phy != NULL) {
2230 struct ethtool_cmd cmd;
2231
2232 mv643xx_eth_get_settings(mp->dev, &cmd);
2233 phy_reset(mp);
2234 mv643xx_eth_set_settings(mp->dev, &cmd);
2235 }
2236
2237 /*
2238 * Configure basic link parameters.
2239 */
2240 pscr = rdlp(mp, PORT_SERIAL_CONTROL);
2241
2242 pscr |= SERIAL_PORT_ENABLE;
2243 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
2244
2245 pscr |= DO_NOT_FORCE_LINK_FAIL;
2246 if (mp->phy == NULL)
2247 pscr |= FORCE_LINK_PASS;
2248 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
2249
2250 /*
2251 * Configure TX path and queues.
2252 */
2253 tx_set_rate(mp, 1000000000, 16777216);
2254 for (i = 0; i < mp->txq_count; i++) {
2255 struct tx_queue *txq = mp->txq + i;
2256
2257 txq_reset_hw_ptr(txq);
2258 txq_set_rate(txq, 1000000000, 16777216);
2259 txq_set_fixed_prio_mode(txq);
2260 }
2261
2262 /*
2263 * Receive all unmatched unicast, TCP, UDP, BPDU and broadcast
2264 * frames to RX queue #0, and include the pseudo-header when
2265 * calculating receive checksums.
2266 */
2267 mv643xx_eth_set_features(mp->dev, mp->dev->features);
2268
2269 /*
2270 * Treat BPDUs as normal multicasts, and disable partition mode.
2271 */
2272 wrlp(mp, PORT_CONFIG_EXT, 0x00000000);
2273
2274 /*
2275 * Add configured unicast addresses to address filter table.
2276 */
2277 mv643xx_eth_program_unicast_filter(mp->dev);
2278
2279 /*
2280 * Enable the receive queues.
2281 */
2282 for (i = 0; i < mp->rxq_count; i++) {
2283 struct rx_queue *rxq = mp->rxq + i;
2284 u32 addr;
2285
2286 addr = (u32)rxq->rx_desc_dma;
2287 addr += rxq->rx_curr_desc * sizeof(struct rx_desc);
2288 wrlp(mp, RXQ_CURRENT_DESC_PTR(i), addr);
2289
2290 rxq_enable(rxq);
2291 }
2292 }
2293
2294 static void mv643xx_eth_recalc_skb_size(struct mv643xx_eth_private *mp)
2295 {
2296 int skb_size;
2297
2298 /*
2299 * Reserve 2+14 bytes for an ethernet header (the hardware
2300 * automatically prepends 2 bytes of dummy data to each
2301 * received packet), 16 bytes for up to four VLAN tags, and
2302 * 4 bytes for the trailing FCS -- 36 bytes total.
2303 */
2304 skb_size = mp->dev->mtu + 36;
2305
2306 /*
2307 * Make sure that the skb size is a multiple of 8 bytes, as
2308 * the lower three bits of the receive descriptor's buffer
2309 * size field are ignored by the hardware.
2310 */
2311 mp->skb_size = (skb_size + 7) & ~7;
2312
2313 /*
2314 * If NET_SKB_PAD is smaller than a cache line,
2315 * netdev_alloc_skb() will cause skb->data to be misaligned
2316 * to a cache line boundary. If this is the case, include
2317 * some extra space to allow re-aligning the data area.
2318 */
2319 mp->skb_size += SKB_DMA_REALIGN;
2320 }
2321
2322 static int mv643xx_eth_open(struct net_device *dev)
2323 {
2324 struct mv643xx_eth_private *mp = netdev_priv(dev);
2325 int err;
2326 int i;
2327
2328 wrlp(mp, INT_CAUSE, 0);
2329 wrlp(mp, INT_CAUSE_EXT, 0);
2330 rdlp(mp, INT_CAUSE_EXT);
2331
2332 err = request_irq(dev->irq, mv643xx_eth_irq,
2333 IRQF_SHARED, dev->name, dev);
2334 if (err) {
2335 netdev_err(dev, "can't assign irq\n");
2336 return -EAGAIN;
2337 }
2338
2339 mv643xx_eth_recalc_skb_size(mp);
2340
2341 napi_enable(&mp->napi);
2342
2343 skb_queue_head_init(&mp->rx_recycle);
2344
2345 mp->int_mask = INT_EXT;
2346
2347 for (i = 0; i < mp->rxq_count; i++) {
2348 err = rxq_init(mp, i);
2349 if (err) {
2350 while (--i >= 0)
2351 rxq_deinit(mp->rxq + i);
2352 goto out;
2353 }
2354
2355 rxq_refill(mp->rxq + i, INT_MAX);
2356 mp->int_mask |= INT_RX_0 << i;
2357 }
2358
2359 if (mp->oom) {
2360 mp->rx_oom.expires = jiffies + (HZ / 10);
2361 add_timer(&mp->rx_oom);
2362 }
2363
2364 for (i = 0; i < mp->txq_count; i++) {
2365 err = txq_init(mp, i);
2366 if (err) {
2367 while (--i >= 0)
2368 txq_deinit(mp->txq + i);
2369 goto out_free;
2370 }
2371 mp->int_mask |= INT_TX_END_0 << i;
2372 }
2373
2374 port_start(mp);
2375
2376 wrlp(mp, INT_MASK_EXT, INT_EXT_LINK_PHY | INT_EXT_TX);
2377 wrlp(mp, INT_MASK, mp->int_mask);
2378
2379 return 0;
2380
2381
2382 out_free:
2383 for (i = 0; i < mp->rxq_count; i++)
2384 rxq_deinit(mp->rxq + i);
2385 out:
2386 free_irq(dev->irq, dev);
2387
2388 return err;
2389 }
2390
2391 static void port_reset(struct mv643xx_eth_private *mp)
2392 {
2393 unsigned int data;
2394 int i;
2395
2396 for (i = 0; i < mp->rxq_count; i++)
2397 rxq_disable(mp->rxq + i);
2398 for (i = 0; i < mp->txq_count; i++)
2399 txq_disable(mp->txq + i);
2400
2401 while (1) {
2402 u32 ps = rdlp(mp, PORT_STATUS);
2403
2404 if ((ps & (TX_IN_PROGRESS | TX_FIFO_EMPTY)) == TX_FIFO_EMPTY)
2405 break;
2406 udelay(10);
2407 }
2408
2409 /* Reset the Enable bit in the Configuration Register */
2410 data = rdlp(mp, PORT_SERIAL_CONTROL);
2411 data &= ~(SERIAL_PORT_ENABLE |
2412 DO_NOT_FORCE_LINK_FAIL |
2413 FORCE_LINK_PASS);
2414 wrlp(mp, PORT_SERIAL_CONTROL, data);
2415 }
2416
2417 static int mv643xx_eth_stop(struct net_device *dev)
2418 {
2419 struct mv643xx_eth_private *mp = netdev_priv(dev);
2420 int i;
2421
2422 wrlp(mp, INT_MASK_EXT, 0x00000000);
2423 wrlp(mp, INT_MASK, 0x00000000);
2424 rdlp(mp, INT_MASK);
2425
2426 napi_disable(&mp->napi);
2427
2428 del_timer_sync(&mp->rx_oom);
2429
2430 netif_carrier_off(dev);
2431
2432 free_irq(dev->irq, dev);
2433
2434 port_reset(mp);
2435 mv643xx_eth_get_stats(dev);
2436 mib_counters_update(mp);
2437 del_timer_sync(&mp->mib_counters_timer);
2438
2439 skb_queue_purge(&mp->rx_recycle);
2440
2441 for (i = 0; i < mp->rxq_count; i++)
2442 rxq_deinit(mp->rxq + i);
2443 for (i = 0; i < mp->txq_count; i++)
2444 txq_deinit(mp->txq + i);
2445
2446 return 0;
2447 }
2448
2449 static int mv643xx_eth_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
2450 {
2451 struct mv643xx_eth_private *mp = netdev_priv(dev);
2452
2453 if (mp->phy != NULL)
2454 return phy_mii_ioctl(mp->phy, ifr, cmd);
2455
2456 return -EOPNOTSUPP;
2457 }
2458
2459 static int mv643xx_eth_change_mtu(struct net_device *dev, int new_mtu)
2460 {
2461 struct mv643xx_eth_private *mp = netdev_priv(dev);
2462
2463 if (new_mtu < 64 || new_mtu > 9500)
2464 return -EINVAL;
2465
2466 dev->mtu = new_mtu;
2467 mv643xx_eth_recalc_skb_size(mp);
2468 tx_set_rate(mp, 1000000000, 16777216);
2469
2470 if (!netif_running(dev))
2471 return 0;
2472
2473 /*
2474 * Stop and then re-open the interface. This will allocate RX
2475 * skbs of the new MTU.
2476 * There is a possible danger that the open will not succeed,
2477 * due to memory being full.
2478 */
2479 mv643xx_eth_stop(dev);
2480 if (mv643xx_eth_open(dev)) {
2481 netdev_err(dev,
2482 "fatal error on re-opening device after MTU change\n");
2483 }
2484
2485 return 0;
2486 }
2487
2488 static void tx_timeout_task(struct work_struct *ugly)
2489 {
2490 struct mv643xx_eth_private *mp;
2491
2492 mp = container_of(ugly, struct mv643xx_eth_private, tx_timeout_task);
2493 if (netif_running(mp->dev)) {
2494 netif_tx_stop_all_queues(mp->dev);
2495 port_reset(mp);
2496 port_start(mp);
2497 netif_tx_wake_all_queues(mp->dev);
2498 }
2499 }
2500
2501 static void mv643xx_eth_tx_timeout(struct net_device *dev)
2502 {
2503 struct mv643xx_eth_private *mp = netdev_priv(dev);
2504
2505 netdev_info(dev, "tx timeout\n");
2506
2507 schedule_work(&mp->tx_timeout_task);
2508 }
2509
2510 #ifdef CONFIG_NET_POLL_CONTROLLER
2511 static void mv643xx_eth_netpoll(struct net_device *dev)
2512 {
2513 struct mv643xx_eth_private *mp = netdev_priv(dev);
2514
2515 wrlp(mp, INT_MASK, 0x00000000);
2516 rdlp(mp, INT_MASK);
2517
2518 mv643xx_eth_irq(dev->irq, dev);
2519
2520 wrlp(mp, INT_MASK, mp->int_mask);
2521 }
2522 #endif
2523
2524
2525 /* platform glue ************************************************************/
2526 static void
2527 mv643xx_eth_conf_mbus_windows(struct mv643xx_eth_shared_private *msp,
2528 const struct mbus_dram_target_info *dram)
2529 {
2530 void __iomem *base = msp->base;
2531 u32 win_enable;
2532 u32 win_protect;
2533 int i;
2534
2535 for (i = 0; i < 6; i++) {
2536 writel(0, base + WINDOW_BASE(i));
2537 writel(0, base + WINDOW_SIZE(i));
2538 if (i < 4)
2539 writel(0, base + WINDOW_REMAP_HIGH(i));
2540 }
2541
2542 win_enable = 0x3f;
2543 win_protect = 0;
2544
2545 for (i = 0; i < dram->num_cs; i++) {
2546 const struct mbus_dram_window *cs = dram->cs + i;
2547
2548 writel((cs->base & 0xffff0000) |
2549 (cs->mbus_attr << 8) |
2550 dram->mbus_dram_target_id, base + WINDOW_BASE(i));
2551 writel((cs->size - 1) & 0xffff0000, base + WINDOW_SIZE(i));
2552
2553 win_enable &= ~(1 << i);
2554 win_protect |= 3 << (2 * i);
2555 }
2556
2557 writel(win_enable, base + WINDOW_BAR_ENABLE);
2558 msp->win_protect = win_protect;
2559 }
2560
2561 static void infer_hw_params(struct mv643xx_eth_shared_private *msp)
2562 {
2563 /*
2564 * Check whether we have a 14-bit coal limit field in bits
2565 * [21:8], or a 16-bit coal limit in bits [25,21:7] of the
2566 * SDMA config register.
2567 */
2568 writel(0x02000000, msp->base + 0x0400 + SDMA_CONFIG);
2569 if (readl(msp->base + 0x0400 + SDMA_CONFIG) & 0x02000000)
2570 msp->extended_rx_coal_limit = 1;
2571 else
2572 msp->extended_rx_coal_limit = 0;
2573
2574 /*
2575 * Check whether the MAC supports TX rate control, and if
2576 * yes, whether its associated registers are in the old or
2577 * the new place.
2578 */
2579 writel(1, msp->base + 0x0400 + TX_BW_MTU_MOVED);
2580 if (readl(msp->base + 0x0400 + TX_BW_MTU_MOVED) & 1) {
2581 msp->tx_bw_control = TX_BW_CONTROL_NEW_LAYOUT;
2582 } else {
2583 writel(7, msp->base + 0x0400 + TX_BW_RATE);
2584 if (readl(msp->base + 0x0400 + TX_BW_RATE) & 7)
2585 msp->tx_bw_control = TX_BW_CONTROL_OLD_LAYOUT;
2586 else
2587 msp->tx_bw_control = TX_BW_CONTROL_ABSENT;
2588 }
2589 }
2590
2591 static int mv643xx_eth_shared_probe(struct platform_device *pdev)
2592 {
2593 static int mv643xx_eth_version_printed;
2594 struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
2595 struct mv643xx_eth_shared_private *msp;
2596 const struct mbus_dram_target_info *dram;
2597 struct resource *res;
2598 int ret;
2599
2600 if (!mv643xx_eth_version_printed++)
2601 pr_notice("MV-643xx 10/100/1000 ethernet driver version %s\n",
2602 mv643xx_eth_driver_version);
2603
2604 ret = -EINVAL;
2605 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2606 if (res == NULL)
2607 goto out;
2608
2609 ret = -ENOMEM;
2610 msp = kzalloc(sizeof(*msp), GFP_KERNEL);
2611 if (msp == NULL)
2612 goto out;
2613
2614 msp->base = ioremap(res->start, resource_size(res));
2615 if (msp->base == NULL)
2616 goto out_free;
2617
2618 /*
2619 * Set up and register SMI bus.
2620 */
2621 if (pd == NULL || pd->shared_smi == NULL) {
2622 msp->smi_bus = mdiobus_alloc();
2623 if (msp->smi_bus == NULL)
2624 goto out_unmap;
2625
2626 msp->smi_bus->priv = msp;
2627 msp->smi_bus->name = "mv643xx_eth smi";
2628 msp->smi_bus->read = smi_bus_read;
2629 msp->smi_bus->write = smi_bus_write,
2630 snprintf(msp->smi_bus->id, MII_BUS_ID_SIZE, "%s-%d",
2631 pdev->name, pdev->id);
2632 msp->smi_bus->parent = &pdev->dev;
2633 msp->smi_bus->phy_mask = 0xffffffff;
2634 if (mdiobus_register(msp->smi_bus) < 0)
2635 goto out_free_mii_bus;
2636 msp->smi = msp;
2637 } else {
2638 msp->smi = platform_get_drvdata(pd->shared_smi);
2639 }
2640
2641 msp->err_interrupt = NO_IRQ;
2642 init_waitqueue_head(&msp->smi_busy_wait);
2643
2644 /*
2645 * Check whether the error interrupt is hooked up.
2646 */
2647 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2648 if (res != NULL) {
2649 int err;
2650
2651 err = request_irq(res->start, mv643xx_eth_err_irq,
2652 IRQF_SHARED, "mv643xx_eth", msp);
2653 if (!err) {
2654 writel(ERR_INT_SMI_DONE, msp->base + ERR_INT_MASK);
2655 msp->err_interrupt = res->start;
2656 }
2657 }
2658
2659 /*
2660 * (Re-)program MBUS remapping windows if we are asked to.
2661 */
2662 dram = mv_mbus_dram_info();
2663 if (dram)
2664 mv643xx_eth_conf_mbus_windows(msp, dram);
2665
2666 /*
2667 * Detect hardware parameters.
2668 */
2669 msp->t_clk = (pd != NULL && pd->t_clk != 0) ? pd->t_clk : 133000000;
2670 msp->tx_csum_limit = (pd != NULL && pd->tx_csum_limit) ?
2671 pd->tx_csum_limit : 9 * 1024;
2672 infer_hw_params(msp);
2673
2674 platform_set_drvdata(pdev, msp);
2675
2676 return 0;
2677
2678 out_free_mii_bus:
2679 mdiobus_free(msp->smi_bus);
2680 out_unmap:
2681 iounmap(msp->base);
2682 out_free:
2683 kfree(msp);
2684 out:
2685 return ret;
2686 }
2687
2688 static int mv643xx_eth_shared_remove(struct platform_device *pdev)
2689 {
2690 struct mv643xx_eth_shared_private *msp = platform_get_drvdata(pdev);
2691 struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
2692
2693 if (pd == NULL || pd->shared_smi == NULL) {
2694 mdiobus_unregister(msp->smi_bus);
2695 mdiobus_free(msp->smi_bus);
2696 }
2697 if (msp->err_interrupt != NO_IRQ)
2698 free_irq(msp->err_interrupt, msp);
2699 iounmap(msp->base);
2700 kfree(msp);
2701
2702 return 0;
2703 }
2704
2705 static struct platform_driver mv643xx_eth_shared_driver = {
2706 .probe = mv643xx_eth_shared_probe,
2707 .remove = mv643xx_eth_shared_remove,
2708 .driver = {
2709 .name = MV643XX_ETH_SHARED_NAME,
2710 .owner = THIS_MODULE,
2711 },
2712 };
2713
2714 static void phy_addr_set(struct mv643xx_eth_private *mp, int phy_addr)
2715 {
2716 int addr_shift = 5 * mp->port_num;
2717 u32 data;
2718
2719 data = rdl(mp, PHY_ADDR);
2720 data &= ~(0x1f << addr_shift);
2721 data |= (phy_addr & 0x1f) << addr_shift;
2722 wrl(mp, PHY_ADDR, data);
2723 }
2724
2725 static int phy_addr_get(struct mv643xx_eth_private *mp)
2726 {
2727 unsigned int data;
2728
2729 data = rdl(mp, PHY_ADDR);
2730
2731 return (data >> (5 * mp->port_num)) & 0x1f;
2732 }
2733
2734 static void set_params(struct mv643xx_eth_private *mp,
2735 struct mv643xx_eth_platform_data *pd)
2736 {
2737 struct net_device *dev = mp->dev;
2738
2739 if (is_valid_ether_addr(pd->mac_addr))
2740 memcpy(dev->dev_addr, pd->mac_addr, 6);
2741 else
2742 uc_addr_get(mp, dev->dev_addr);
2743
2744 mp->rx_ring_size = DEFAULT_RX_QUEUE_SIZE;
2745 if (pd->rx_queue_size)
2746 mp->rx_ring_size = pd->rx_queue_size;
2747 mp->rx_desc_sram_addr = pd->rx_sram_addr;
2748 mp->rx_desc_sram_size = pd->rx_sram_size;
2749
2750 mp->rxq_count = pd->rx_queue_count ? : 1;
2751
2752 mp->tx_ring_size = DEFAULT_TX_QUEUE_SIZE;
2753 if (pd->tx_queue_size)
2754 mp->tx_ring_size = pd->tx_queue_size;
2755 mp->tx_desc_sram_addr = pd->tx_sram_addr;
2756 mp->tx_desc_sram_size = pd->tx_sram_size;
2757
2758 mp->txq_count = pd->tx_queue_count ? : 1;
2759 }
2760
2761 static struct phy_device *phy_scan(struct mv643xx_eth_private *mp,
2762 int phy_addr)
2763 {
2764 struct mii_bus *bus = mp->shared->smi->smi_bus;
2765 struct phy_device *phydev;
2766 int start;
2767 int num;
2768 int i;
2769
2770 if (phy_addr == MV643XX_ETH_PHY_ADDR_DEFAULT) {
2771 start = phy_addr_get(mp) & 0x1f;
2772 num = 32;
2773 } else {
2774 start = phy_addr & 0x1f;
2775 num = 1;
2776 }
2777
2778 phydev = NULL;
2779 for (i = 0; i < num; i++) {
2780 int addr = (start + i) & 0x1f;
2781
2782 if (bus->phy_map[addr] == NULL)
2783 mdiobus_scan(bus, addr);
2784
2785 if (phydev == NULL) {
2786 phydev = bus->phy_map[addr];
2787 if (phydev != NULL)
2788 phy_addr_set(mp, addr);
2789 }
2790 }
2791
2792 return phydev;
2793 }
2794
2795 static void phy_init(struct mv643xx_eth_private *mp, int speed, int duplex)
2796 {
2797 struct phy_device *phy = mp->phy;
2798
2799 phy_reset(mp);
2800
2801 phy_attach(mp->dev, dev_name(&phy->dev), 0, PHY_INTERFACE_MODE_GMII);
2802
2803 if (speed == 0) {
2804 phy->autoneg = AUTONEG_ENABLE;
2805 phy->speed = 0;
2806 phy->duplex = 0;
2807 phy->advertising = phy->supported | ADVERTISED_Autoneg;
2808 } else {
2809 phy->autoneg = AUTONEG_DISABLE;
2810 phy->advertising = 0;
2811 phy->speed = speed;
2812 phy->duplex = duplex;
2813 }
2814 phy_start_aneg(phy);
2815 }
2816
2817 static void init_pscr(struct mv643xx_eth_private *mp, int speed, int duplex)
2818 {
2819 u32 pscr;
2820
2821 pscr = rdlp(mp, PORT_SERIAL_CONTROL);
2822 if (pscr & SERIAL_PORT_ENABLE) {
2823 pscr &= ~SERIAL_PORT_ENABLE;
2824 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
2825 }
2826
2827 pscr = MAX_RX_PACKET_9700BYTE | SERIAL_PORT_CONTROL_RESERVED;
2828 if (mp->phy == NULL) {
2829 pscr |= DISABLE_AUTO_NEG_SPEED_GMII;
2830 if (speed == SPEED_1000)
2831 pscr |= SET_GMII_SPEED_TO_1000;
2832 else if (speed == SPEED_100)
2833 pscr |= SET_MII_SPEED_TO_100;
2834
2835 pscr |= DISABLE_AUTO_NEG_FOR_FLOW_CTRL;
2836
2837 pscr |= DISABLE_AUTO_NEG_FOR_DUPLEX;
2838 if (duplex == DUPLEX_FULL)
2839 pscr |= SET_FULL_DUPLEX_MODE;
2840 }
2841
2842 wrlp(mp, PORT_SERIAL_CONTROL, pscr);
2843 }
2844
2845 static const struct net_device_ops mv643xx_eth_netdev_ops = {
2846 .ndo_open = mv643xx_eth_open,
2847 .ndo_stop = mv643xx_eth_stop,
2848 .ndo_start_xmit = mv643xx_eth_xmit,
2849 .ndo_set_rx_mode = mv643xx_eth_set_rx_mode,
2850 .ndo_set_mac_address = mv643xx_eth_set_mac_address,
2851 .ndo_validate_addr = eth_validate_addr,
2852 .ndo_do_ioctl = mv643xx_eth_ioctl,
2853 .ndo_change_mtu = mv643xx_eth_change_mtu,
2854 .ndo_set_features = mv643xx_eth_set_features,
2855 .ndo_tx_timeout = mv643xx_eth_tx_timeout,
2856 .ndo_get_stats = mv643xx_eth_get_stats,
2857 #ifdef CONFIG_NET_POLL_CONTROLLER
2858 .ndo_poll_controller = mv643xx_eth_netpoll,
2859 #endif
2860 };
2861
2862 static int mv643xx_eth_probe(struct platform_device *pdev)
2863 {
2864 struct mv643xx_eth_platform_data *pd;
2865 struct mv643xx_eth_private *mp;
2866 struct net_device *dev;
2867 struct resource *res;
2868 int err;
2869
2870 pd = pdev->dev.platform_data;
2871 if (pd == NULL) {
2872 dev_err(&pdev->dev, "no mv643xx_eth_platform_data\n");
2873 return -ENODEV;
2874 }
2875
2876 if (pd->shared == NULL) {
2877 dev_err(&pdev->dev, "no mv643xx_eth_platform_data->shared\n");
2878 return -ENODEV;
2879 }
2880
2881 dev = alloc_etherdev_mq(sizeof(struct mv643xx_eth_private), 8);
2882 if (!dev)
2883 return -ENOMEM;
2884
2885 mp = netdev_priv(dev);
2886 platform_set_drvdata(pdev, mp);
2887
2888 mp->shared = platform_get_drvdata(pd->shared);
2889 mp->base = mp->shared->base + 0x0400 + (pd->port_number << 10);
2890 mp->port_num = pd->port_number;
2891
2892 mp->dev = dev;
2893
2894 set_params(mp, pd);
2895 netif_set_real_num_tx_queues(dev, mp->txq_count);
2896 netif_set_real_num_rx_queues(dev, mp->rxq_count);
2897
2898 if (pd->phy_addr != MV643XX_ETH_PHY_NONE)
2899 mp->phy = phy_scan(mp, pd->phy_addr);
2900
2901 if (mp->phy != NULL)
2902 phy_init(mp, pd->speed, pd->duplex);
2903
2904 SET_ETHTOOL_OPS(dev, &mv643xx_eth_ethtool_ops);
2905
2906 init_pscr(mp, pd->speed, pd->duplex);
2907
2908
2909 mib_counters_clear(mp);
2910
2911 init_timer(&mp->mib_counters_timer);
2912 mp->mib_counters_timer.data = (unsigned long)mp;
2913 mp->mib_counters_timer.function = mib_counters_timer_wrapper;
2914 mp->mib_counters_timer.expires = jiffies + 30 * HZ;
2915 add_timer(&mp->mib_counters_timer);
2916
2917 spin_lock_init(&mp->mib_counters_lock);
2918
2919 INIT_WORK(&mp->tx_timeout_task, tx_timeout_task);
2920
2921 netif_napi_add(dev, &mp->napi, mv643xx_eth_poll, 128);
2922
2923 init_timer(&mp->rx_oom);
2924 mp->rx_oom.data = (unsigned long)mp;
2925 mp->rx_oom.function = oom_timer_wrapper;
2926
2927
2928 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2929 BUG_ON(!res);
2930 dev->irq = res->start;
2931
2932 dev->netdev_ops = &mv643xx_eth_netdev_ops;
2933
2934 dev->watchdog_timeo = 2 * HZ;
2935 dev->base_addr = 0;
2936
2937 dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM |
2938 NETIF_F_RXCSUM | NETIF_F_LRO;
2939 dev->features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_RXCSUM;
2940 dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM;
2941
2942 dev->priv_flags |= IFF_UNICAST_FLT;
2943
2944 SET_NETDEV_DEV(dev, &pdev->dev);
2945
2946 if (mp->shared->win_protect)
2947 wrl(mp, WINDOW_PROTECT(mp->port_num), mp->shared->win_protect);
2948
2949 netif_carrier_off(dev);
2950
2951 wrlp(mp, SDMA_CONFIG, PORT_SDMA_CONFIG_DEFAULT_VALUE);
2952
2953 set_rx_coal(mp, 250);
2954 set_tx_coal(mp, 0);
2955
2956 err = register_netdev(dev);
2957 if (err)
2958 goto out;
2959
2960 netdev_notice(dev, "port %d with MAC address %pM\n",
2961 mp->port_num, dev->dev_addr);
2962
2963 if (mp->tx_desc_sram_size > 0)
2964 netdev_notice(dev, "configured with sram\n");
2965
2966 return 0;
2967
2968 out:
2969 free_netdev(dev);
2970
2971 return err;
2972 }
2973
2974 static int mv643xx_eth_remove(struct platform_device *pdev)
2975 {
2976 struct mv643xx_eth_private *mp = platform_get_drvdata(pdev);
2977
2978 unregister_netdev(mp->dev);
2979 if (mp->phy != NULL)
2980 phy_detach(mp->phy);
2981 cancel_work_sync(&mp->tx_timeout_task);
2982 free_netdev(mp->dev);
2983
2984 platform_set_drvdata(pdev, NULL);
2985
2986 return 0;
2987 }
2988
2989 static void mv643xx_eth_shutdown(struct platform_device *pdev)
2990 {
2991 struct mv643xx_eth_private *mp = platform_get_drvdata(pdev);
2992
2993 /* Mask all interrupts on ethernet port */
2994 wrlp(mp, INT_MASK, 0);
2995 rdlp(mp, INT_MASK);
2996
2997 if (netif_running(mp->dev))
2998 port_reset(mp);
2999 }
3000
3001 static struct platform_driver mv643xx_eth_driver = {
3002 .probe = mv643xx_eth_probe,
3003 .remove = mv643xx_eth_remove,
3004 .shutdown = mv643xx_eth_shutdown,
3005 .driver = {
3006 .name = MV643XX_ETH_NAME,
3007 .owner = THIS_MODULE,
3008 },
3009 };
3010
3011 static int __init mv643xx_eth_init_module(void)
3012 {
3013 int rc;
3014
3015 rc = platform_driver_register(&mv643xx_eth_shared_driver);
3016 if (!rc) {
3017 rc = platform_driver_register(&mv643xx_eth_driver);
3018 if (rc)
3019 platform_driver_unregister(&mv643xx_eth_shared_driver);
3020 }
3021
3022 return rc;
3023 }
3024 module_init(mv643xx_eth_init_module);
3025
3026 static void __exit mv643xx_eth_cleanup_module(void)
3027 {
3028 platform_driver_unregister(&mv643xx_eth_driver);
3029 platform_driver_unregister(&mv643xx_eth_shared_driver);
3030 }
3031 module_exit(mv643xx_eth_cleanup_module);
3032
3033 MODULE_AUTHOR("Rabeeh Khoury, Assaf Hoffman, Matthew Dharm, "
3034 "Manish Lachwani, Dale Farnsworth and Lennert Buytenhek");
3035 MODULE_DESCRIPTION("Ethernet driver for Marvell MV643XX");
3036 MODULE_LICENSE("GPL");
3037 MODULE_ALIAS("platform:" MV643XX_ETH_SHARED_NAME);
3038 MODULE_ALIAS("platform:" MV643XX_ETH_NAME);
Linux kernel - Deliverables
This page took 0.145178 seconds and 6 git commands to generate.