projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
net/mlx5_core: Print resource number on QP/SRQ async events
[deliverable/linux.git] / drivers / net / ethernet / sfc / siena.c
1 /****************************************************************************
2 * Driver for Solarflare network controllers and boards
3 * Copyright 2005-2006 Fen Systems Ltd.
4 * Copyright 2006-2013 Solarflare Communications Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation, incorporated herein by reference.
9 */
10
11 #include <linux/bitops.h>
12 #include <linux/delay.h>
13 #include <linux/pci.h>
14 #include <linux/module.h>
15 #include <linux/slab.h>
16 #include <linux/random.h>
17 #include "net_driver.h"
18 #include "bitfield.h"
19 #include "efx.h"
20 #include "nic.h"
21 #include "farch_regs.h"
22 #include "io.h"
23 #include "phy.h"
24 #include "workarounds.h"
25 #include "mcdi.h"
26 #include "mcdi_pcol.h"
27 #include "selftest.h"
28
29 /* Hardware control for SFC9000 family including SFL9021 (aka Siena). */
30
31 static void siena_init_wol(struct efx_nic *efx);
32
33
34 static void siena_push_irq_moderation(struct efx_channel *channel)
35 {
36 efx_dword_t timer_cmd;
37
38 if (channel->irq_moderation)
39 EFX_POPULATE_DWORD_2(timer_cmd,
40 FRF_CZ_TC_TIMER_MODE,
41 FFE_CZ_TIMER_MODE_INT_HLDOFF,
42 FRF_CZ_TC_TIMER_VAL,
43 channel->irq_moderation - 1);
44 else
45 EFX_POPULATE_DWORD_2(timer_cmd,
46 FRF_CZ_TC_TIMER_MODE,
47 FFE_CZ_TIMER_MODE_DIS,
48 FRF_CZ_TC_TIMER_VAL, 0);
49 efx_writed_page_locked(channel->efx, &timer_cmd, FR_BZ_TIMER_COMMAND_P0,
50 channel->channel);
51 }
52
53 void siena_prepare_flush(struct efx_nic *efx)
54 {
55 if (efx->fc_disable++ == 0)
56 efx_mcdi_set_mac(efx);
57 }
58
59 void siena_finish_flush(struct efx_nic *efx)
60 {
61 if (--efx->fc_disable == 0)
62 efx_mcdi_set_mac(efx);
63 }
64
65 static const struct efx_farch_register_test siena_register_tests[] = {
66 { FR_AZ_ADR_REGION,
67 EFX_OWORD32(0x0003FFFF, 0x0003FFFF, 0x0003FFFF, 0x0003FFFF) },
68 { FR_CZ_USR_EV_CFG,
69 EFX_OWORD32(0x000103FF, 0x00000000, 0x00000000, 0x00000000) },
70 { FR_AZ_RX_CFG,
71 EFX_OWORD32(0xFFFFFFFE, 0xFFFFFFFF, 0x0003FFFF, 0x00000000) },
72 { FR_AZ_TX_CFG,
73 EFX_OWORD32(0x7FFF0037, 0xFFFF8000, 0xFFFFFFFF, 0x03FFFFFF) },
74 { FR_AZ_TX_RESERVED,
75 EFX_OWORD32(0xFFFEFE80, 0x1FFFFFFF, 0x020000FE, 0x007FFFFF) },
76 { FR_AZ_SRM_TX_DC_CFG,
77 EFX_OWORD32(0x001FFFFF, 0x00000000, 0x00000000, 0x00000000) },
78 { FR_AZ_RX_DC_CFG,
79 EFX_OWORD32(0x00000003, 0x00000000, 0x00000000, 0x00000000) },
80 { FR_AZ_RX_DC_PF_WM,
81 EFX_OWORD32(0x000003FF, 0x00000000, 0x00000000, 0x00000000) },
82 { FR_BZ_DP_CTRL,
83 EFX_OWORD32(0x00000FFF, 0x00000000, 0x00000000, 0x00000000) },
84 { FR_BZ_RX_RSS_TKEY,
85 EFX_OWORD32(0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF) },
86 { FR_CZ_RX_RSS_IPV6_REG1,
87 EFX_OWORD32(0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF) },
88 { FR_CZ_RX_RSS_IPV6_REG2,
89 EFX_OWORD32(0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF) },
90 { FR_CZ_RX_RSS_IPV6_REG3,
91 EFX_OWORD32(0xFFFFFFFF, 0xFFFFFFFF, 0x00000007, 0x00000000) },
92 };
93
94 static int siena_test_chip(struct efx_nic *efx, struct efx_self_tests *tests)
95 {
96 enum reset_type reset_method = RESET_TYPE_ALL;
97 int rc, rc2;
98
99 efx_reset_down(efx, reset_method);
100
101 /* Reset the chip immediately so that it is completely
102 * quiescent regardless of what any VF driver does.
103 */
104 rc = efx_mcdi_reset(efx, reset_method);
105 if (rc)
106 goto out;
107
108 tests->registers =
109 efx_farch_test_registers(efx, siena_register_tests,
110 ARRAY_SIZE(siena_register_tests))
111 ? -1 : 1;
112
113 rc = efx_mcdi_reset(efx, reset_method);
114 out:
115 rc2 = efx_reset_up(efx, reset_method, rc == 0);
116 return rc ? rc : rc2;
117 }
118
119 /**************************************************************************
120 *
121 * PTP
122 *
123 **************************************************************************
124 */
125
126 static void siena_ptp_write_host_time(struct efx_nic *efx, u32 host_time)
127 {
128 _efx_writed(efx, cpu_to_le32(host_time),
129 FR_CZ_MC_TREG_SMEM + MC_SMEM_P0_PTP_TIME_OFST);
130 }
131
132 static int siena_ptp_set_ts_config(struct efx_nic *efx,
133 struct hwtstamp_config *init)
134 {
135 int rc;
136
137 switch (init->rx_filter) {
138 case HWTSTAMP_FILTER_NONE:
139 /* if TX timestamping is still requested then leave PTP on */
140 return efx_ptp_change_mode(efx,
141 init->tx_type != HWTSTAMP_TX_OFF,
142 efx_ptp_get_mode(efx));
143 case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
144 case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
145 case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
146 init->rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_EVENT;
147 return efx_ptp_change_mode(efx, true, MC_CMD_PTP_MODE_V1);
148 case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
149 case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
150 case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
151 init->rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_EVENT;
152 rc = efx_ptp_change_mode(efx, true,
153 MC_CMD_PTP_MODE_V2_ENHANCED);
154 /* bug 33070 - old versions of the firmware do not support the
155 * improved UUID filtering option. Similarly old versions of the
156 * application do not expect it to be enabled. If the firmware
157 * does not accept the enhanced mode, fall back to the standard
158 * PTP v2 UUID filtering. */
159 if (rc != 0)
160 rc = efx_ptp_change_mode(efx, true, MC_CMD_PTP_MODE_V2);
161 return rc;
162 default:
163 return -ERANGE;
164 }
165 }
166
167 /**************************************************************************
168 *
169 * Device reset
170 *
171 **************************************************************************
172 */
173
174 static int siena_map_reset_flags(u32 *flags)
175 {
176 enum {
177 SIENA_RESET_PORT = (ETH_RESET_DMA | ETH_RESET_FILTER |
178 ETH_RESET_OFFLOAD | ETH_RESET_MAC |
179 ETH_RESET_PHY),
180 SIENA_RESET_MC = (SIENA_RESET_PORT |
181 ETH_RESET_MGMT << ETH_RESET_SHARED_SHIFT),
182 };
183
184 if ((*flags & SIENA_RESET_MC) == SIENA_RESET_MC) {
185 *flags &= ~SIENA_RESET_MC;
186 return RESET_TYPE_WORLD;
187 }
188
189 if ((*flags & SIENA_RESET_PORT) == SIENA_RESET_PORT) {
190 *flags &= ~SIENA_RESET_PORT;
191 return RESET_TYPE_ALL;
192 }
193
194 /* no invisible reset implemented */
195
196 return -EINVAL;
197 }
198
199 #ifdef CONFIG_EEH
200 /* When a PCI device is isolated from the bus, a subsequent MMIO read is
201 * required for the kernel EEH mechanisms to notice. As the Solarflare driver
202 * was written to minimise MMIO read (for latency) then a periodic call to check
203 * the EEH status of the device is required so that device recovery can happen
204 * in a timely fashion.
205 */
206 static void siena_monitor(struct efx_nic *efx)
207 {
208 struct eeh_dev *eehdev =
209 of_node_to_eeh_dev(pci_device_to_OF_node(efx->pci_dev));
210
211 eeh_dev_check_failure(eehdev);
212 }
213 #endif
214
215 static int siena_probe_nvconfig(struct efx_nic *efx)
216 {
217 u32 caps = 0;
218 int rc;
219
220 rc = efx_mcdi_get_board_cfg(efx, efx->net_dev->perm_addr, NULL, &caps);
221
222 efx->timer_quantum_ns =
223 (caps & (1 << MC_CMD_CAPABILITIES_TURBO_ACTIVE_LBN)) ?
224 3072 : 6144; /* 768 cycles */
225 return rc;
226 }
227
228 static int siena_dimension_resources(struct efx_nic *efx)
229 {
230 /* Each port has a small block of internal SRAM dedicated to
231 * the buffer table and descriptor caches. In theory we can
232 * map both blocks to one port, but we don't.
233 */
234 efx_farch_dimension_resources(efx, FR_CZ_BUF_FULL_TBL_ROWS / 2);
235 return 0;
236 }
237
238 static unsigned int siena_mem_map_size(struct efx_nic *efx)
239 {
240 return FR_CZ_MC_TREG_SMEM +
241 FR_CZ_MC_TREG_SMEM_STEP * FR_CZ_MC_TREG_SMEM_ROWS;
242 }
243
244 static int siena_probe_nic(struct efx_nic *efx)
245 {
246 struct siena_nic_data *nic_data;
247 efx_oword_t reg;
248 int rc;
249
250 /* Allocate storage for hardware specific data */
251 nic_data = kzalloc(sizeof(struct siena_nic_data), GFP_KERNEL);
252 if (!nic_data)
253 return -ENOMEM;
254 nic_data->efx = efx;
255 efx->nic_data = nic_data;
256
257 if (efx_farch_fpga_ver(efx) != 0) {
258 netif_err(efx, probe, efx->net_dev,
259 "Siena FPGA not supported\n");
260 rc = -ENODEV;
261 goto fail1;
262 }
263
264 efx->max_channels = EFX_MAX_CHANNELS;
265
266 efx_reado(efx, &reg, FR_AZ_CS_DEBUG);
267 efx->port_num = EFX_OWORD_FIELD(reg, FRF_CZ_CS_PORT_NUM) - 1;
268
269 rc = efx_mcdi_init(efx);
270 if (rc)
271 goto fail1;
272
273 /* Now we can reset the NIC */
274 rc = efx_mcdi_reset(efx, RESET_TYPE_ALL);
275 if (rc) {
276 netif_err(efx, probe, efx->net_dev, "failed to reset NIC\n");
277 goto fail3;
278 }
279
280 siena_init_wol(efx);
281
282 /* Allocate memory for INT_KER */
283 rc = efx_nic_alloc_buffer(efx, &efx->irq_status, sizeof(efx_oword_t),
284 GFP_KERNEL);
285 if (rc)
286 goto fail4;
287 BUG_ON(efx->irq_status.dma_addr & 0x0f);
288
289 netif_dbg(efx, probe, efx->net_dev,
290 "INT_KER at %llx (virt %p phys %llx)\n",
291 (unsigned long long)efx->irq_status.dma_addr,
292 efx->irq_status.addr,
293 (unsigned long long)virt_to_phys(efx->irq_status.addr));
294
295 /* Read in the non-volatile configuration */
296 rc = siena_probe_nvconfig(efx);
297 if (rc == -EINVAL) {
298 netif_err(efx, probe, efx->net_dev,
299 "NVRAM is invalid therefore using defaults\n");
300 efx->phy_type = PHY_TYPE_NONE;
301 efx->mdio.prtad = MDIO_PRTAD_NONE;
302 } else if (rc) {
303 goto fail5;
304 }
305
306 rc = efx_mcdi_mon_probe(efx);
307 if (rc)
308 goto fail5;
309
310 efx_siena_sriov_probe(efx);
311 efx_ptp_defer_probe_with_channel(efx);
312
313 return 0;
314
315 fail5:
316 efx_nic_free_buffer(efx, &efx->irq_status);
317 fail4:
318 fail3:
319 efx_mcdi_fini(efx);
320 fail1:
321 kfree(efx->nic_data);
322 return rc;
323 }
324
325 static void siena_rx_push_rss_config(struct efx_nic *efx)
326 {
327 efx_oword_t temp;
328
329 /* Set hash key for IPv4 */
330 memcpy(&temp, efx->rx_hash_key, sizeof(temp));
331 efx_writeo(efx, &temp, FR_BZ_RX_RSS_TKEY);
332
333 /* Enable IPv6 RSS */
334 BUILD_BUG_ON(sizeof(efx->rx_hash_key) <
335 2 * sizeof(temp) + FRF_CZ_RX_RSS_IPV6_TKEY_HI_WIDTH / 8 ||
336 FRF_CZ_RX_RSS_IPV6_TKEY_HI_LBN != 0);
337 memcpy(&temp, efx->rx_hash_key, sizeof(temp));
338 efx_writeo(efx, &temp, FR_CZ_RX_RSS_IPV6_REG1);
339 memcpy(&temp, efx->rx_hash_key + sizeof(temp), sizeof(temp));
340 efx_writeo(efx, &temp, FR_CZ_RX_RSS_IPV6_REG2);
341 EFX_POPULATE_OWORD_2(temp, FRF_CZ_RX_RSS_IPV6_THASH_ENABLE, 1,
342 FRF_CZ_RX_RSS_IPV6_IP_THASH_ENABLE, 1);
343 memcpy(&temp, efx->rx_hash_key + 2 * sizeof(temp),
344 FRF_CZ_RX_RSS_IPV6_TKEY_HI_WIDTH / 8);
345 efx_writeo(efx, &temp, FR_CZ_RX_RSS_IPV6_REG3);
346
347 efx_farch_rx_push_indir_table(efx);
348 }
349
350 /* This call performs hardware-specific global initialisation, such as
351 * defining the descriptor cache sizes and number of RSS channels.
352 * It does not set up any buffers, descriptor rings or event queues.
353 */
354 static int siena_init_nic(struct efx_nic *efx)
355 {
356 efx_oword_t temp;
357 int rc;
358
359 /* Recover from a failed assertion post-reset */
360 rc = efx_mcdi_handle_assertion(efx);
361 if (rc)
362 return rc;
363
364 /* Squash TX of packets of 16 bytes or less */
365 efx_reado(efx, &temp, FR_AZ_TX_RESERVED);
366 EFX_SET_OWORD_FIELD(temp, FRF_BZ_TX_FLUSH_MIN_LEN_EN, 1);
367 efx_writeo(efx, &temp, FR_AZ_TX_RESERVED);
368
369 /* Do not enable TX_NO_EOP_DISC_EN, since it limits packets to 16
370 * descriptors (which is bad).
371 */
372 efx_reado(efx, &temp, FR_AZ_TX_CFG);
373 EFX_SET_OWORD_FIELD(temp, FRF_AZ_TX_NO_EOP_DISC_EN, 0);
374 EFX_SET_OWORD_FIELD(temp, FRF_CZ_TX_FILTER_EN_BIT, 1);
375 efx_writeo(efx, &temp, FR_AZ_TX_CFG);
376
377 efx_reado(efx, &temp, FR_AZ_RX_CFG);
378 EFX_SET_OWORD_FIELD(temp, FRF_BZ_RX_DESC_PUSH_EN, 0);
379 EFX_SET_OWORD_FIELD(temp, FRF_BZ_RX_INGR_EN, 1);
380 /* Enable hash insertion. This is broken for the 'Falcon' hash
381 * if IPv6 hashing is also enabled, so also select Toeplitz
382 * TCP/IPv4 and IPv4 hashes. */
383 EFX_SET_OWORD_FIELD(temp, FRF_BZ_RX_HASH_INSRT_HDR, 1);
384 EFX_SET_OWORD_FIELD(temp, FRF_BZ_RX_HASH_ALG, 1);
385 EFX_SET_OWORD_FIELD(temp, FRF_BZ_RX_IP_HASH, 1);
386 EFX_SET_OWORD_FIELD(temp, FRF_BZ_RX_USR_BUF_SIZE,
387 EFX_RX_USR_BUF_SIZE >> 5);
388 efx_writeo(efx, &temp, FR_AZ_RX_CFG);
389
390 siena_rx_push_rss_config(efx);
391
392 /* Enable event logging */
393 rc = efx_mcdi_log_ctrl(efx, true, false, 0);
394 if (rc)
395 return rc;
396
397 /* Set destination of both TX and RX Flush events */
398 EFX_POPULATE_OWORD_1(temp, FRF_BZ_FLS_EVQ_ID, 0);
399 efx_writeo(efx, &temp, FR_BZ_DP_CTRL);
400
401 EFX_POPULATE_OWORD_1(temp, FRF_CZ_USREV_DIS, 1);
402 efx_writeo(efx, &temp, FR_CZ_USR_EV_CFG);
403
404 efx_farch_init_common(efx);
405 return 0;
406 }
407
408 static void siena_remove_nic(struct efx_nic *efx)
409 {
410 efx_mcdi_mon_remove(efx);
411
412 efx_nic_free_buffer(efx, &efx->irq_status);
413
414 efx_mcdi_reset(efx, RESET_TYPE_ALL);
415
416 efx_mcdi_fini(efx);
417
418 /* Tear down the private nic state */
419 kfree(efx->nic_data);
420 efx->nic_data = NULL;
421 }
422
423 #define SIENA_DMA_STAT(ext_name, mcdi_name) \
424 [SIENA_STAT_ ## ext_name] = \
425 { #ext_name, 64, 8 * MC_CMD_MAC_ ## mcdi_name }
426 #define SIENA_OTHER_STAT(ext_name) \
427 [SIENA_STAT_ ## ext_name] = { #ext_name, 0, 0 }
428 #define GENERIC_SW_STAT(ext_name) \
429 [GENERIC_STAT_ ## ext_name] = { #ext_name, 0, 0 }
430
431 static const struct efx_hw_stat_desc siena_stat_desc[SIENA_STAT_COUNT] = {
432 SIENA_DMA_STAT(tx_bytes, TX_BYTES),
433 SIENA_OTHER_STAT(tx_good_bytes),
434 SIENA_DMA_STAT(tx_bad_bytes, TX_BAD_BYTES),
435 SIENA_DMA_STAT(tx_packets, TX_PKTS),
436 SIENA_DMA_STAT(tx_bad, TX_BAD_FCS_PKTS),
437 SIENA_DMA_STAT(tx_pause, TX_PAUSE_PKTS),
438 SIENA_DMA_STAT(tx_control, TX_CONTROL_PKTS),
439 SIENA_DMA_STAT(tx_unicast, TX_UNICAST_PKTS),
440 SIENA_DMA_STAT(tx_multicast, TX_MULTICAST_PKTS),
441 SIENA_DMA_STAT(tx_broadcast, TX_BROADCAST_PKTS),
442 SIENA_DMA_STAT(tx_lt64, TX_LT64_PKTS),
443 SIENA_DMA_STAT(tx_64, TX_64_PKTS),
444 SIENA_DMA_STAT(tx_65_to_127, TX_65_TO_127_PKTS),
445 SIENA_DMA_STAT(tx_128_to_255, TX_128_TO_255_PKTS),
446 SIENA_DMA_STAT(tx_256_to_511, TX_256_TO_511_PKTS),
447 SIENA_DMA_STAT(tx_512_to_1023, TX_512_TO_1023_PKTS),
448 SIENA_DMA_STAT(tx_1024_to_15xx, TX_1024_TO_15XX_PKTS),
449 SIENA_DMA_STAT(tx_15xx_to_jumbo, TX_15XX_TO_JUMBO_PKTS),
450 SIENA_DMA_STAT(tx_gtjumbo, TX_GTJUMBO_PKTS),
451 SIENA_OTHER_STAT(tx_collision),
452 SIENA_DMA_STAT(tx_single_collision, TX_SINGLE_COLLISION_PKTS),
453 SIENA_DMA_STAT(tx_multiple_collision, TX_MULTIPLE_COLLISION_PKTS),
454 SIENA_DMA_STAT(tx_excessive_collision, TX_EXCESSIVE_COLLISION_PKTS),
455 SIENA_DMA_STAT(tx_deferred, TX_DEFERRED_PKTS),
456 SIENA_DMA_STAT(tx_late_collision, TX_LATE_COLLISION_PKTS),
457 SIENA_DMA_STAT(tx_excessive_deferred, TX_EXCESSIVE_DEFERRED_PKTS),
458 SIENA_DMA_STAT(tx_non_tcpudp, TX_NON_TCPUDP_PKTS),
459 SIENA_DMA_STAT(tx_mac_src_error, TX_MAC_SRC_ERR_PKTS),
460 SIENA_DMA_STAT(tx_ip_src_error, TX_IP_SRC_ERR_PKTS),
461 SIENA_DMA_STAT(rx_bytes, RX_BYTES),
462 SIENA_OTHER_STAT(rx_good_bytes),
463 SIENA_DMA_STAT(rx_bad_bytes, RX_BAD_BYTES),
464 SIENA_DMA_STAT(rx_packets, RX_PKTS),
465 SIENA_DMA_STAT(rx_good, RX_GOOD_PKTS),
466 SIENA_DMA_STAT(rx_bad, RX_BAD_FCS_PKTS),
467 SIENA_DMA_STAT(rx_pause, RX_PAUSE_PKTS),
468 SIENA_DMA_STAT(rx_control, RX_CONTROL_PKTS),
469 SIENA_DMA_STAT(rx_unicast, RX_UNICAST_PKTS),
470 SIENA_DMA_STAT(rx_multicast, RX_MULTICAST_PKTS),
471 SIENA_DMA_STAT(rx_broadcast, RX_BROADCAST_PKTS),
472 SIENA_DMA_STAT(rx_lt64, RX_UNDERSIZE_PKTS),
473 SIENA_DMA_STAT(rx_64, RX_64_PKTS),
474 SIENA_DMA_STAT(rx_65_to_127, RX_65_TO_127_PKTS),
475 SIENA_DMA_STAT(rx_128_to_255, RX_128_TO_255_PKTS),
476 SIENA_DMA_STAT(rx_256_to_511, RX_256_TO_511_PKTS),
477 SIENA_DMA_STAT(rx_512_to_1023, RX_512_TO_1023_PKTS),
478 SIENA_DMA_STAT(rx_1024_to_15xx, RX_1024_TO_15XX_PKTS),
479 SIENA_DMA_STAT(rx_15xx_to_jumbo, RX_15XX_TO_JUMBO_PKTS),
480 SIENA_DMA_STAT(rx_gtjumbo, RX_GTJUMBO_PKTS),
481 SIENA_DMA_STAT(rx_bad_gtjumbo, RX_JABBER_PKTS),
482 SIENA_DMA_STAT(rx_overflow, RX_OVERFLOW_PKTS),
483 SIENA_DMA_STAT(rx_false_carrier, RX_FALSE_CARRIER_PKTS),
484 SIENA_DMA_STAT(rx_symbol_error, RX_SYMBOL_ERROR_PKTS),
485 SIENA_DMA_STAT(rx_align_error, RX_ALIGN_ERROR_PKTS),
486 SIENA_DMA_STAT(rx_length_error, RX_LENGTH_ERROR_PKTS),
487 SIENA_DMA_STAT(rx_internal_error, RX_INTERNAL_ERROR_PKTS),
488 SIENA_DMA_STAT(rx_nodesc_drop_cnt, RX_NODESC_DROPS),
489 GENERIC_SW_STAT(rx_nodesc_trunc),
490 GENERIC_SW_STAT(rx_noskb_drops),
491 };
492 static const unsigned long siena_stat_mask[] = {
493 [0 ... BITS_TO_LONGS(SIENA_STAT_COUNT) - 1] = ~0UL,
494 };
495
496 static size_t siena_describe_nic_stats(struct efx_nic *efx, u8 *names)
497 {
498 return efx_nic_describe_stats(siena_stat_desc, SIENA_STAT_COUNT,
499 siena_stat_mask, names);
500 }
501
502 static int siena_try_update_nic_stats(struct efx_nic *efx)
503 {
504 struct siena_nic_data *nic_data = efx->nic_data;
505 u64 *stats = nic_data->stats;
506 __le64 *dma_stats;
507 __le64 generation_start, generation_end;
508
509 dma_stats = efx->stats_buffer.addr;
510
511 generation_end = dma_stats[MC_CMD_MAC_GENERATION_END];
512 if (generation_end == EFX_MC_STATS_GENERATION_INVALID)
513 return 0;
514 rmb();
515 efx_nic_update_stats(siena_stat_desc, SIENA_STAT_COUNT, siena_stat_mask,
516 stats, efx->stats_buffer.addr, false);
517 rmb();
518 generation_start = dma_stats[MC_CMD_MAC_GENERATION_START];
519 if (generation_end != generation_start)
520 return -EAGAIN;
521
522 /* Update derived statistics */
523 efx_nic_fix_nodesc_drop_stat(efx,
524 &stats[SIENA_STAT_rx_nodesc_drop_cnt]);
525 efx_update_diff_stat(&stats[SIENA_STAT_tx_good_bytes],
526 stats[SIENA_STAT_tx_bytes] -
527 stats[SIENA_STAT_tx_bad_bytes]);
528 stats[SIENA_STAT_tx_collision] =
529 stats[SIENA_STAT_tx_single_collision] +
530 stats[SIENA_STAT_tx_multiple_collision] +
531 stats[SIENA_STAT_tx_excessive_collision] +
532 stats[SIENA_STAT_tx_late_collision];
533 efx_update_diff_stat(&stats[SIENA_STAT_rx_good_bytes],
534 stats[SIENA_STAT_rx_bytes] -
535 stats[SIENA_STAT_rx_bad_bytes]);
536 efx_update_sw_stats(efx, stats);
537 return 0;
538 }
539
540 static size_t siena_update_nic_stats(struct efx_nic *efx, u64 *full_stats,
541 struct rtnl_link_stats64 *core_stats)
542 {
543 struct siena_nic_data *nic_data = efx->nic_data;
544 u64 *stats = nic_data->stats;
545 int retry;
546
547 /* If we're unlucky enough to read statistics wduring the DMA, wait
548 * up to 10ms for it to finish (typically takes <500us) */
549 for (retry = 0; retry < 100; ++retry) {
550 if (siena_try_update_nic_stats(efx) == 0)
551 break;
552 udelay(100);
553 }
554
555 if (full_stats)
556 memcpy(full_stats, stats, sizeof(u64) * SIENA_STAT_COUNT);
557
558 if (core_stats) {
559 core_stats->rx_packets = stats[SIENA_STAT_rx_packets];
560 core_stats->tx_packets = stats[SIENA_STAT_tx_packets];
561 core_stats->rx_bytes = stats[SIENA_STAT_rx_bytes];
562 core_stats->tx_bytes = stats[SIENA_STAT_tx_bytes];
563 core_stats->rx_dropped = stats[SIENA_STAT_rx_nodesc_drop_cnt] +
564 stats[GENERIC_STAT_rx_nodesc_trunc] +
565 stats[GENERIC_STAT_rx_noskb_drops];
566 core_stats->multicast = stats[SIENA_STAT_rx_multicast];
567 core_stats->collisions = stats[SIENA_STAT_tx_collision];
568 core_stats->rx_length_errors =
569 stats[SIENA_STAT_rx_gtjumbo] +
570 stats[SIENA_STAT_rx_length_error];
571 core_stats->rx_crc_errors = stats[SIENA_STAT_rx_bad];
572 core_stats->rx_frame_errors = stats[SIENA_STAT_rx_align_error];
573 core_stats->rx_fifo_errors = stats[SIENA_STAT_rx_overflow];
574 core_stats->tx_window_errors =
575 stats[SIENA_STAT_tx_late_collision];
576
577 core_stats->rx_errors = (core_stats->rx_length_errors +
578 core_stats->rx_crc_errors +
579 core_stats->rx_frame_errors +
580 stats[SIENA_STAT_rx_symbol_error]);
581 core_stats->tx_errors = (core_stats->tx_window_errors +
582 stats[SIENA_STAT_tx_bad]);
583 }
584
585 return SIENA_STAT_COUNT;
586 }
587
588 static int siena_mac_reconfigure(struct efx_nic *efx)
589 {
590 MCDI_DECLARE_BUF(inbuf, MC_CMD_SET_MCAST_HASH_IN_LEN);
591 int rc;
592
593 BUILD_BUG_ON(MC_CMD_SET_MCAST_HASH_IN_LEN !=
594 MC_CMD_SET_MCAST_HASH_IN_HASH0_OFST +
595 sizeof(efx->multicast_hash));
596
597 efx_farch_filter_sync_rx_mode(efx);
598
599 WARN_ON(!mutex_is_locked(&efx->mac_lock));
600
601 rc = efx_mcdi_set_mac(efx);
602 if (rc != 0)
603 return rc;
604
605 memcpy(MCDI_PTR(inbuf, SET_MCAST_HASH_IN_HASH0),
606 efx->multicast_hash.byte, sizeof(efx->multicast_hash));
607 return efx_mcdi_rpc(efx, MC_CMD_SET_MCAST_HASH,
608 inbuf, sizeof(inbuf), NULL, 0, NULL);
609 }
610
611 /**************************************************************************
612 *
613 * Wake on LAN
614 *
615 **************************************************************************
616 */
617
618 static void siena_get_wol(struct efx_nic *efx, struct ethtool_wolinfo *wol)
619 {
620 struct siena_nic_data *nic_data = efx->nic_data;
621
622 wol->supported = WAKE_MAGIC;
623 if (nic_data->wol_filter_id != -1)
624 wol->wolopts = WAKE_MAGIC;
625 else
626 wol->wolopts = 0;
627 memset(&wol->sopass, 0, sizeof(wol->sopass));
628 }
629
630
631 static int siena_set_wol(struct efx_nic *efx, u32 type)
632 {
633 struct siena_nic_data *nic_data = efx->nic_data;
634 int rc;
635
636 if (type & ~WAKE_MAGIC)
637 return -EINVAL;
638
639 if (type & WAKE_MAGIC) {
640 if (nic_data->wol_filter_id != -1)
641 efx_mcdi_wol_filter_remove(efx,
642 nic_data->wol_filter_id);
643 rc = efx_mcdi_wol_filter_set_magic(efx, efx->net_dev->dev_addr,
644 &nic_data->wol_filter_id);
645 if (rc)
646 goto fail;
647
648 pci_wake_from_d3(efx->pci_dev, true);
649 } else {
650 rc = efx_mcdi_wol_filter_reset(efx);
651 nic_data->wol_filter_id = -1;
652 pci_wake_from_d3(efx->pci_dev, false);
653 if (rc)
654 goto fail;
655 }
656
657 return 0;
658 fail:
659 netif_err(efx, hw, efx->net_dev, "%s failed: type=%d rc=%d\n",
660 __func__, type, rc);
661 return rc;
662 }
663
664
665 static void siena_init_wol(struct efx_nic *efx)
666 {
667 struct siena_nic_data *nic_data = efx->nic_data;
668 int rc;
669
670 rc = efx_mcdi_wol_filter_get_magic(efx, &nic_data->wol_filter_id);
671
672 if (rc != 0) {
673 /* If it failed, attempt to get into a synchronised
674 * state with MC by resetting any set WoL filters */
675 efx_mcdi_wol_filter_reset(efx);
676 nic_data->wol_filter_id = -1;
677 } else if (nic_data->wol_filter_id != -1) {
678 pci_wake_from_d3(efx->pci_dev, true);
679 }
680 }
681
682 /**************************************************************************
683 *
684 * MCDI
685 *
686 **************************************************************************
687 */
688
689 #define MCDI_PDU(efx) \
690 (efx_port_num(efx) ? MC_SMEM_P1_PDU_OFST : MC_SMEM_P0_PDU_OFST)
691 #define MCDI_DOORBELL(efx) \
692 (efx_port_num(efx) ? MC_SMEM_P1_DOORBELL_OFST : MC_SMEM_P0_DOORBELL_OFST)
693 #define MCDI_STATUS(efx) \
694 (efx_port_num(efx) ? MC_SMEM_P1_STATUS_OFST : MC_SMEM_P0_STATUS_OFST)
695
696 static void siena_mcdi_request(struct efx_nic *efx,
697 const efx_dword_t *hdr, size_t hdr_len,
698 const efx_dword_t *sdu, size_t sdu_len)
699 {
700 unsigned pdu = FR_CZ_MC_TREG_SMEM + MCDI_PDU(efx);
701 unsigned doorbell = FR_CZ_MC_TREG_SMEM + MCDI_DOORBELL(efx);
702 unsigned int i;
703 unsigned int inlen_dw = DIV_ROUND_UP(sdu_len, 4);
704
705 EFX_BUG_ON_PARANOID(hdr_len != 4);
706
707 efx_writed(efx, hdr, pdu);
708
709 for (i = 0; i < inlen_dw; i++)
710 efx_writed(efx, &sdu[i], pdu + hdr_len + 4 * i);
711
712 /* Ensure the request is written out before the doorbell */
713 wmb();
714
715 /* ring the doorbell with a distinctive value */
716 _efx_writed(efx, (__force __le32) 0x45789abc, doorbell);
717 }
718
719 static bool siena_mcdi_poll_response(struct efx_nic *efx)
720 {
721 unsigned int pdu = FR_CZ_MC_TREG_SMEM + MCDI_PDU(efx);
722 efx_dword_t hdr;
723
724 efx_readd(efx, &hdr, pdu);
725
726 /* All 1's indicates that shared memory is in reset (and is
727 * not a valid hdr). Wait for it to come out reset before
728 * completing the command
729 */
730 return EFX_DWORD_FIELD(hdr, EFX_DWORD_0) != 0xffffffff &&
731 EFX_DWORD_FIELD(hdr, MCDI_HEADER_RESPONSE);
732 }
733
734 static void siena_mcdi_read_response(struct efx_nic *efx, efx_dword_t *outbuf,
735 size_t offset, size_t outlen)
736 {
737 unsigned int pdu = FR_CZ_MC_TREG_SMEM + MCDI_PDU(efx);
738 unsigned int outlen_dw = DIV_ROUND_UP(outlen, 4);
739 int i;
740
741 for (i = 0; i < outlen_dw; i++)
742 efx_readd(efx, &outbuf[i], pdu + offset + 4 * i);
743 }
744
745 static int siena_mcdi_poll_reboot(struct efx_nic *efx)
746 {
747 struct siena_nic_data *nic_data = efx->nic_data;
748 unsigned int addr = FR_CZ_MC_TREG_SMEM + MCDI_STATUS(efx);
749 efx_dword_t reg;
750 u32 value;
751
752 efx_readd(efx, &reg, addr);
753 value = EFX_DWORD_FIELD(reg, EFX_DWORD_0);
754
755 if (value == 0)
756 return 0;
757
758 EFX_ZERO_DWORD(reg);
759 efx_writed(efx, &reg, addr);
760
761 /* MAC statistics have been cleared on the NIC; clear the local
762 * copies that we update with efx_update_diff_stat().
763 */
764 nic_data->stats[SIENA_STAT_tx_good_bytes] = 0;
765 nic_data->stats[SIENA_STAT_rx_good_bytes] = 0;
766
767 if (value == MC_STATUS_DWORD_ASSERT)
768 return -EINTR;
769 else
770 return -EIO;
771 }
772
773 /**************************************************************************
774 *
775 * MTD
776 *
777 **************************************************************************
778 */
779
780 #ifdef CONFIG_SFC_MTD
781
782 struct siena_nvram_type_info {
783 int port;
784 const char *name;
785 };
786
787 static const struct siena_nvram_type_info siena_nvram_types[] = {
788 [MC_CMD_NVRAM_TYPE_DISABLED_CALLISTO] = { 0, "sfc_dummy_phy" },
789 [MC_CMD_NVRAM_TYPE_MC_FW] = { 0, "sfc_mcfw" },
790 [MC_CMD_NVRAM_TYPE_MC_FW_BACKUP] = { 0, "sfc_mcfw_backup" },
791 [MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT0] = { 0, "sfc_static_cfg" },
792 [MC_CMD_NVRAM_TYPE_STATIC_CFG_PORT1] = { 1, "sfc_static_cfg" },
793 [MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT0] = { 0, "sfc_dynamic_cfg" },
794 [MC_CMD_NVRAM_TYPE_DYNAMIC_CFG_PORT1] = { 1, "sfc_dynamic_cfg" },
795 [MC_CMD_NVRAM_TYPE_EXP_ROM] = { 0, "sfc_exp_rom" },
796 [MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT0] = { 0, "sfc_exp_rom_cfg" },
797 [MC_CMD_NVRAM_TYPE_EXP_ROM_CFG_PORT1] = { 1, "sfc_exp_rom_cfg" },
798 [MC_CMD_NVRAM_TYPE_PHY_PORT0] = { 0, "sfc_phy_fw" },
799 [MC_CMD_NVRAM_TYPE_PHY_PORT1] = { 1, "sfc_phy_fw" },
800 [MC_CMD_NVRAM_TYPE_FPGA] = { 0, "sfc_fpga" },
801 };
802
803 static int siena_mtd_probe_partition(struct efx_nic *efx,
804 struct efx_mcdi_mtd_partition *part,
805 unsigned int type)
806 {
807 const struct siena_nvram_type_info *info;
808 size_t size, erase_size;
809 bool protected;
810 int rc;
811
812 if (type >= ARRAY_SIZE(siena_nvram_types) ||
813 siena_nvram_types[type].name == NULL)
814 return -ENODEV;
815
816 info = &siena_nvram_types[type];
817
818 if (info->port != efx_port_num(efx))
819 return -ENODEV;
820
821 rc = efx_mcdi_nvram_info(efx, type, &size, &erase_size, &protected);
822 if (rc)
823 return rc;
824 if (protected)
825 return -ENODEV; /* hide it */
826
827 part->nvram_type = type;
828 part->common.dev_type_name = "Siena NVRAM manager";
829 part->common.type_name = info->name;
830
831 part->common.mtd.type = MTD_NORFLASH;
832 part->common.mtd.flags = MTD_CAP_NORFLASH;
833 part->common.mtd.size = size;
834 part->common.mtd.erasesize = erase_size;
835
836 return 0;
837 }
838
839 static int siena_mtd_get_fw_subtypes(struct efx_nic *efx,
840 struct efx_mcdi_mtd_partition *parts,
841 size_t n_parts)
842 {
843 uint16_t fw_subtype_list[
844 MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MAXNUM];
845 size_t i;
846 int rc;
847
848 rc = efx_mcdi_get_board_cfg(efx, NULL, fw_subtype_list, NULL);
849 if (rc)
850 return rc;
851
852 for (i = 0; i < n_parts; i++)
853 parts[i].fw_subtype = fw_subtype_list[parts[i].nvram_type];
854
855 return 0;
856 }
857
858 static int siena_mtd_probe(struct efx_nic *efx)
859 {
860 struct efx_mcdi_mtd_partition *parts;
861 u32 nvram_types;
862 unsigned int type;
863 size_t n_parts;
864 int rc;
865
866 ASSERT_RTNL();
867
868 rc = efx_mcdi_nvram_types(efx, &nvram_types);
869 if (rc)
870 return rc;
871
872 parts = kcalloc(hweight32(nvram_types), sizeof(*parts), GFP_KERNEL);
873 if (!parts)
874 return -ENOMEM;
875
876 type = 0;
877 n_parts = 0;
878
879 while (nvram_types != 0) {
880 if (nvram_types & 1) {
881 rc = siena_mtd_probe_partition(efx, &parts[n_parts],
882 type);
883 if (rc == 0)
884 n_parts++;
885 else if (rc != -ENODEV)
886 goto fail;
887 }
888 type++;
889 nvram_types >>= 1;
890 }
891
892 rc = siena_mtd_get_fw_subtypes(efx, parts, n_parts);
893 if (rc)
894 goto fail;
895
896 rc = efx_mtd_add(efx, &parts[0].common, n_parts, sizeof(*parts));
897 fail:
898 if (rc)
899 kfree(parts);
900 return rc;
901 }
902
903 #endif /* CONFIG_SFC_MTD */
904
905 /**************************************************************************
906 *
907 * Revision-dependent attributes used by efx.c and nic.c
908 *
909 **************************************************************************
910 */
911
912 const struct efx_nic_type siena_a0_nic_type = {
913 .mem_map_size = siena_mem_map_size,
914 .probe = siena_probe_nic,
915 .remove = siena_remove_nic,
916 .init = siena_init_nic,
917 .dimension_resources = siena_dimension_resources,
918 .fini = efx_port_dummy_op_void,
919 #ifdef CONFIG_EEH
920 .monitor = siena_monitor,
921 #else
922 .monitor = NULL,
923 #endif
924 .map_reset_reason = efx_mcdi_map_reset_reason,
925 .map_reset_flags = siena_map_reset_flags,
926 .reset = efx_mcdi_reset,
927 .probe_port = efx_mcdi_port_probe,
928 .remove_port = efx_mcdi_port_remove,
929 .fini_dmaq = efx_farch_fini_dmaq,
930 .prepare_flush = siena_prepare_flush,
931 .finish_flush = siena_finish_flush,
932 .prepare_flr = efx_port_dummy_op_void,
933 .finish_flr = efx_farch_finish_flr,
934 .describe_stats = siena_describe_nic_stats,
935 .update_stats = siena_update_nic_stats,
936 .start_stats = efx_mcdi_mac_start_stats,
937 .pull_stats = efx_mcdi_mac_pull_stats,
938 .stop_stats = efx_mcdi_mac_stop_stats,
939 .set_id_led = efx_mcdi_set_id_led,
940 .push_irq_moderation = siena_push_irq_moderation,
941 .reconfigure_mac = siena_mac_reconfigure,
942 .check_mac_fault = efx_mcdi_mac_check_fault,
943 .reconfigure_port = efx_mcdi_port_reconfigure,
944 .get_wol = siena_get_wol,
945 .set_wol = siena_set_wol,
946 .resume_wol = siena_init_wol,
947 .test_chip = siena_test_chip,
948 .test_nvram = efx_mcdi_nvram_test_all,
949 .mcdi_request = siena_mcdi_request,
950 .mcdi_poll_response = siena_mcdi_poll_response,
951 .mcdi_read_response = siena_mcdi_read_response,
952 .mcdi_poll_reboot = siena_mcdi_poll_reboot,
953 .irq_enable_master = efx_farch_irq_enable_master,
954 .irq_test_generate = efx_farch_irq_test_generate,
955 .irq_disable_non_ev = efx_farch_irq_disable_master,
956 .irq_handle_msi = efx_farch_msi_interrupt,
957 .irq_handle_legacy = efx_farch_legacy_interrupt,
958 .tx_probe = efx_farch_tx_probe,
959 .tx_init = efx_farch_tx_init,
960 .tx_remove = efx_farch_tx_remove,
961 .tx_write = efx_farch_tx_write,
962 .rx_push_rss_config = siena_rx_push_rss_config,
963 .rx_probe = efx_farch_rx_probe,
964 .rx_init = efx_farch_rx_init,
965 .rx_remove = efx_farch_rx_remove,
966 .rx_write = efx_farch_rx_write,
967 .rx_defer_refill = efx_farch_rx_defer_refill,
968 .ev_probe = efx_farch_ev_probe,
969 .ev_init = efx_farch_ev_init,
970 .ev_fini = efx_farch_ev_fini,
971 .ev_remove = efx_farch_ev_remove,
972 .ev_process = efx_farch_ev_process,
973 .ev_read_ack = efx_farch_ev_read_ack,
974 .ev_test_generate = efx_farch_ev_test_generate,
975 .filter_table_probe = efx_farch_filter_table_probe,
976 .filter_table_restore = efx_farch_filter_table_restore,
977 .filter_table_remove = efx_farch_filter_table_remove,
978 .filter_update_rx_scatter = efx_farch_filter_update_rx_scatter,
979 .filter_insert = efx_farch_filter_insert,
980 .filter_remove_safe = efx_farch_filter_remove_safe,
981 .filter_get_safe = efx_farch_filter_get_safe,
982 .filter_clear_rx = efx_farch_filter_clear_rx,
983 .filter_count_rx_used = efx_farch_filter_count_rx_used,
984 .filter_get_rx_id_limit = efx_farch_filter_get_rx_id_limit,
985 .filter_get_rx_ids = efx_farch_filter_get_rx_ids,
986 #ifdef CONFIG_RFS_ACCEL
987 .filter_rfs_insert = efx_farch_filter_rfs_insert,
988 .filter_rfs_expire_one = efx_farch_filter_rfs_expire_one,
989 #endif
990 #ifdef CONFIG_SFC_MTD
991 .mtd_probe = siena_mtd_probe,
992 .mtd_rename = efx_mcdi_mtd_rename,
993 .mtd_read = efx_mcdi_mtd_read,
994 .mtd_erase = efx_mcdi_mtd_erase,
995 .mtd_write = efx_mcdi_mtd_write,
996 .mtd_sync = efx_mcdi_mtd_sync,
997 #endif
998 .ptp_write_host_time = siena_ptp_write_host_time,
999 .ptp_set_ts_config = siena_ptp_set_ts_config,
1000 .sriov_init = efx_siena_sriov_init,
1001 .sriov_fini = efx_siena_sriov_fini,
1002 .sriov_mac_address_changed = efx_siena_sriov_mac_address_changed,
1003 .sriov_wanted = efx_siena_sriov_wanted,
1004 .sriov_reset = efx_siena_sriov_reset,
1005
1006 .revision = EFX_REV_SIENA_A0,
1007 .txd_ptr_tbl_base = FR_BZ_TX_DESC_PTR_TBL,
1008 .rxd_ptr_tbl_base = FR_BZ_RX_DESC_PTR_TBL,
1009 .buf_tbl_base = FR_BZ_BUF_FULL_TBL,
1010 .evq_ptr_tbl_base = FR_BZ_EVQ_PTR_TBL,
1011 .evq_rptr_tbl_base = FR_BZ_EVQ_RPTR,
1012 .max_dma_mask = DMA_BIT_MASK(FSF_AZ_TX_KER_BUF_ADDR_WIDTH),
1013 .rx_prefix_size = FS_BZ_RX_PREFIX_SIZE,
1014 .rx_hash_offset = FS_BZ_RX_PREFIX_HASH_OFST,
1015 .rx_buffer_padding = 0,
1016 .can_rx_scatter = true,
1017 .max_interrupt_mode = EFX_INT_MODE_MSIX,
1018 .timer_period_max = 1 << FRF_CZ_TC_TIMER_VAL_WIDTH,
1019 .offload_features = (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
1020 NETIF_F_RXHASH | NETIF_F_NTUPLE),
1021 .mcdi_max_ver = 1,
1022 .max_rx_ip_filters = FR_BZ_RX_FILTER_TBL0_ROWS,
1023 .hwtstamp_filters = (1 << HWTSTAMP_FILTER_NONE |
1024 1 << HWTSTAMP_FILTER_PTP_V1_L4_EVENT |
1025 1 << HWTSTAMP_FILTER_PTP_V1_L4_SYNC |
1026 1 << HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ |
1027 1 << HWTSTAMP_FILTER_PTP_V2_L4_EVENT |
1028 1 << HWTSTAMP_FILTER_PTP_V2_L4_SYNC |
1029 1 << HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ),
1030 };
Linux kernel - Deliverables
This page took 0.053184 seconds and 5 git commands to generate.