2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
7 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 #include <linux/module.h>
25 #include <linux/kernel.h>
26 #include <linux/pci.h>
27 #include <linux/netdevice.h>
28 #include <linux/etherdevice.h>
29 #include <linux/ethtool.h>
30 #include <linux/mii.h>
31 #include <linux/crc32.h>
32 #include <linux/delay.h>
33 #include <linux/spinlock.h>
36 #include <linux/ipv6.h>
37 #include <linux/tcp.h>
38 #include <linux/udp.h>
39 #include <linux/if_vlan.h>
40 #include <net/ip6_checksum.h>
43 static int force_pseudohp
= -1;
44 static int no_pseudohp
= -1;
45 static int no_extplug
= -1;
46 module_param(force_pseudohp
, int, 0);
47 MODULE_PARM_DESC(force_pseudohp
,
48 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
49 module_param(no_pseudohp
, int, 0);
50 MODULE_PARM_DESC(no_pseudohp
, "Disable pseudo hot-plug feature.");
51 module_param(no_extplug
, int, 0);
52 MODULE_PARM_DESC(no_extplug
,
53 "Do not use external plug signal for pseudo hot-plug.");
56 jme_mdio_read(struct net_device
*netdev
, int phy
, int reg
)
58 struct jme_adapter
*jme
= netdev_priv(netdev
);
59 int i
, val
, again
= (reg
== MII_BMSR
) ? 1 : 0;
62 jwrite32(jme
, JME_SMI
, SMI_OP_REQ
|
67 for (i
= JME_PHY_TIMEOUT
* 50 ; i
> 0 ; --i
) {
69 val
= jread32(jme
, JME_SMI
);
70 if ((val
& SMI_OP_REQ
) == 0)
75 jeprintk(jme
->pdev
, "phy(%d) read timeout : %d\n", phy
, reg
);
82 return (val
& SMI_DATA_MASK
) >> SMI_DATA_SHIFT
;
86 jme_mdio_write(struct net_device
*netdev
,
87 int phy
, int reg
, int val
)
89 struct jme_adapter
*jme
= netdev_priv(netdev
);
92 jwrite32(jme
, JME_SMI
, SMI_OP_WRITE
| SMI_OP_REQ
|
93 ((val
<< SMI_DATA_SHIFT
) & SMI_DATA_MASK
) |
94 smi_phy_addr(phy
) | smi_reg_addr(reg
));
97 for (i
= JME_PHY_TIMEOUT
* 50 ; i
> 0 ; --i
) {
99 if ((jread32(jme
, JME_SMI
) & SMI_OP_REQ
) == 0)
104 jeprintk(jme
->pdev
, "phy(%d) write timeout : %d\n", phy
, reg
);
110 jme_reset_phy_processor(struct jme_adapter
*jme
)
114 jme_mdio_write(jme
->dev
,
116 MII_ADVERTISE
, ADVERTISE_ALL
|
117 ADVERTISE_PAUSE_CAP
| ADVERTISE_PAUSE_ASYM
);
119 if (jme
->pdev
->device
== PCI_DEVICE_ID_JMICRON_JMC250
)
120 jme_mdio_write(jme
->dev
,
123 ADVERTISE_1000FULL
| ADVERTISE_1000HALF
);
125 val
= jme_mdio_read(jme
->dev
,
129 jme_mdio_write(jme
->dev
,
131 MII_BMCR
, val
| BMCR_RESET
);
137 jme_setup_wakeup_frame(struct jme_adapter
*jme
,
138 u32
*mask
, u32 crc
, int fnr
)
145 jwrite32(jme
, JME_WFOI
, WFOI_CRC_SEL
| (fnr
& WFOI_FRAME_SEL
));
147 jwrite32(jme
, JME_WFODP
, crc
);
153 for (i
= 0 ; i
< WAKEUP_FRAME_MASK_DWNR
; ++i
) {
154 jwrite32(jme
, JME_WFOI
,
155 ((i
<< WFOI_MASK_SHIFT
) & WFOI_MASK_SEL
) |
156 (fnr
& WFOI_FRAME_SEL
));
158 jwrite32(jme
, JME_WFODP
, mask
[i
]);
164 jme_reset_mac_processor(struct jme_adapter
*jme
)
166 u32 mask
[WAKEUP_FRAME_MASK_DWNR
] = {0, 0, 0, 0};
167 u32 crc
= 0xCDCDCDCD;
171 jwrite32(jme
, JME_GHC
, jme
->reg_ghc
| GHC_SWRST
);
173 jwrite32(jme
, JME_GHC
, jme
->reg_ghc
);
175 jwrite32(jme
, JME_RXDBA_LO
, 0x00000000);
176 jwrite32(jme
, JME_RXDBA_HI
, 0x00000000);
177 jwrite32(jme
, JME_RXQDC
, 0x00000000);
178 jwrite32(jme
, JME_RXNDA
, 0x00000000);
179 jwrite32(jme
, JME_TXDBA_LO
, 0x00000000);
180 jwrite32(jme
, JME_TXDBA_HI
, 0x00000000);
181 jwrite32(jme
, JME_TXQDC
, 0x00000000);
182 jwrite32(jme
, JME_TXNDA
, 0x00000000);
184 jwrite32(jme
, JME_RXMCHT_LO
, 0x00000000);
185 jwrite32(jme
, JME_RXMCHT_HI
, 0x00000000);
186 for (i
= 0 ; i
< WAKEUP_FRAME_NR
; ++i
)
187 jme_setup_wakeup_frame(jme
, mask
, crc
, i
);
189 gpreg0
= GPREG0_DEFAULT
| GPREG0_LNKINTPOLL
;
191 gpreg0
= GPREG0_DEFAULT
;
192 jwrite32(jme
, JME_GPREG0
, gpreg0
);
193 jwrite32(jme
, JME_GPREG1
, GPREG1_DEFAULT
);
197 jme_reset_ghc_speed(struct jme_adapter
*jme
)
199 jme
->reg_ghc
&= ~(GHC_SPEED_1000M
| GHC_DPX
);
200 jwrite32(jme
, JME_GHC
, jme
->reg_ghc
);
204 jme_clear_pm(struct jme_adapter
*jme
)
206 jwrite32(jme
, JME_PMCS
, 0xFFFF0000 | jme
->reg_pmcs
);
207 pci_set_power_state(jme
->pdev
, PCI_D0
);
208 pci_enable_wake(jme
->pdev
, PCI_D0
, false);
212 jme_reload_eeprom(struct jme_adapter
*jme
)
217 val
= jread32(jme
, JME_SMBCSR
);
219 if (val
& SMBCSR_EEPROMD
) {
221 jwrite32(jme
, JME_SMBCSR
, val
);
222 val
|= SMBCSR_RELOAD
;
223 jwrite32(jme
, JME_SMBCSR
, val
);
226 for (i
= JME_EEPROM_RELOAD_TIMEOUT
; i
> 0; --i
) {
228 if ((jread32(jme
, JME_SMBCSR
) & SMBCSR_RELOAD
) == 0)
233 jeprintk(jme
->pdev
, "eeprom reload timeout\n");
242 jme_load_macaddr(struct net_device
*netdev
)
244 struct jme_adapter
*jme
= netdev_priv(netdev
);
245 unsigned char macaddr
[6];
248 spin_lock_bh(&jme
->macaddr_lock
);
249 val
= jread32(jme
, JME_RXUMA_LO
);
250 macaddr
[0] = (val
>> 0) & 0xFF;
251 macaddr
[1] = (val
>> 8) & 0xFF;
252 macaddr
[2] = (val
>> 16) & 0xFF;
253 macaddr
[3] = (val
>> 24) & 0xFF;
254 val
= jread32(jme
, JME_RXUMA_HI
);
255 macaddr
[4] = (val
>> 0) & 0xFF;
256 macaddr
[5] = (val
>> 8) & 0xFF;
257 memcpy(netdev
->dev_addr
, macaddr
, 6);
258 spin_unlock_bh(&jme
->macaddr_lock
);
262 jme_set_rx_pcc(struct jme_adapter
*jme
, int p
)
266 jwrite32(jme
, JME_PCCRX0
,
267 ((PCC_OFF_TO
<< PCCRXTO_SHIFT
) & PCCRXTO_MASK
) |
268 ((PCC_OFF_CNT
<< PCCRX_SHIFT
) & PCCRX_MASK
));
271 jwrite32(jme
, JME_PCCRX0
,
272 ((PCC_P1_TO
<< PCCRXTO_SHIFT
) & PCCRXTO_MASK
) |
273 ((PCC_P1_CNT
<< PCCRX_SHIFT
) & PCCRX_MASK
));
276 jwrite32(jme
, JME_PCCRX0
,
277 ((PCC_P2_TO
<< PCCRXTO_SHIFT
) & PCCRXTO_MASK
) |
278 ((PCC_P2_CNT
<< PCCRX_SHIFT
) & PCCRX_MASK
));
281 jwrite32(jme
, JME_PCCRX0
,
282 ((PCC_P3_TO
<< PCCRXTO_SHIFT
) & PCCRXTO_MASK
) |
283 ((PCC_P3_CNT
<< PCCRX_SHIFT
) & PCCRX_MASK
));
290 if (!(test_bit(JME_FLAG_POLL
, &jme
->flags
)))
291 msg_rx_status(jme
, "Switched to PCC_P%d\n", p
);
295 jme_start_irq(struct jme_adapter
*jme
)
297 register struct dynpcc_info
*dpi
= &(jme
->dpi
);
299 jme_set_rx_pcc(jme
, PCC_P1
);
301 dpi
->attempt
= PCC_P1
;
304 jwrite32(jme
, JME_PCCTX
,
305 ((PCC_TX_TO
<< PCCTXTO_SHIFT
) & PCCTXTO_MASK
) |
306 ((PCC_TX_CNT
<< PCCTX_SHIFT
) & PCCTX_MASK
) |
313 jwrite32(jme
, JME_IENS
, INTR_ENABLE
);
317 jme_stop_irq(struct jme_adapter
*jme
)
322 jwrite32f(jme
, JME_IENC
, INTR_ENABLE
);
326 jme_enable_shadow(struct jme_adapter
*jme
)
330 ((u32
)jme
->shadow_dma
& ~((u32
)0x1F)) | SHBA_POSTEN
);
334 jme_disable_shadow(struct jme_adapter
*jme
)
336 jwrite32(jme
, JME_SHBA_LO
, 0x0);
340 jme_linkstat_from_phy(struct jme_adapter
*jme
)
344 phylink
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, 17);
345 bmsr
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, MII_BMSR
);
346 if (bmsr
& BMSR_ANCOMP
)
347 phylink
|= PHY_LINK_AUTONEG_COMPLETE
;
353 jme_set_phyfifoa(struct jme_adapter
*jme
)
355 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
, 27, 0x0004);
359 jme_set_phyfifob(struct jme_adapter
*jme
)
361 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
, 27, 0x0000);
365 jme_check_link(struct net_device
*netdev
, int testonly
)
367 struct jme_adapter
*jme
= netdev_priv(netdev
);
368 u32 phylink
, ghc
, cnt
= JME_SPDRSV_TIMEOUT
, bmcr
, gpreg1
;
375 phylink
= jme_linkstat_from_phy(jme
);
377 phylink
= jread32(jme
, JME_PHY_LINK
);
379 if (phylink
& PHY_LINK_UP
) {
380 if (!(phylink
& PHY_LINK_AUTONEG_COMPLETE
)) {
382 * If we did not enable AN
383 * Speed/Duplex Info should be obtained from SMI
385 phylink
= PHY_LINK_UP
;
387 bmcr
= jme_mdio_read(jme
->dev
,
391 phylink
|= ((bmcr
& BMCR_SPEED1000
) &&
392 (bmcr
& BMCR_SPEED100
) == 0) ?
393 PHY_LINK_SPEED_1000M
:
394 (bmcr
& BMCR_SPEED100
) ?
395 PHY_LINK_SPEED_100M
:
398 phylink
|= (bmcr
& BMCR_FULLDPLX
) ?
401 strcat(linkmsg
, "Forced: ");
404 * Keep polling for speed/duplex resolve complete
406 while (!(phylink
& PHY_LINK_SPEEDDPU_RESOLVED
) &&
412 phylink
= jme_linkstat_from_phy(jme
);
414 phylink
= jread32(jme
, JME_PHY_LINK
);
418 "Waiting speed resolve timeout.\n");
420 strcat(linkmsg
, "ANed: ");
423 if (jme
->phylink
== phylink
) {
430 jme
->phylink
= phylink
;
432 ghc
= jme
->reg_ghc
& ~(GHC_SPEED_10M
|
436 switch (phylink
& PHY_LINK_SPEED_MASK
) {
437 case PHY_LINK_SPEED_10M
:
438 ghc
|= GHC_SPEED_10M
|
439 GHC_TO_CLK_PCIE
| GHC_TXMAC_CLK_PCIE
;
440 strcat(linkmsg
, "10 Mbps, ");
442 case PHY_LINK_SPEED_100M
:
443 ghc
|= GHC_SPEED_100M
|
444 GHC_TO_CLK_PCIE
| GHC_TXMAC_CLK_PCIE
;
445 strcat(linkmsg
, "100 Mbps, ");
447 case PHY_LINK_SPEED_1000M
:
448 ghc
|= GHC_SPEED_1000M
|
449 GHC_TO_CLK_GPHY
| GHC_TXMAC_CLK_GPHY
;
450 strcat(linkmsg
, "1000 Mbps, ");
456 if (phylink
& PHY_LINK_DUPLEX
) {
457 jwrite32(jme
, JME_TXMCS
, TXMCS_DEFAULT
);
460 jwrite32(jme
, JME_TXMCS
, TXMCS_DEFAULT
|
464 jwrite32(jme
, JME_TXTRHD
, TXTRHD_TXPEN
|
465 ((0x2000 << TXTRHD_TXP_SHIFT
) & TXTRHD_TXP
) |
467 ((8 << TXTRHD_TXRL_SHIFT
) & TXTRHD_TXRL
));
470 gpreg1
= GPREG1_DEFAULT
;
471 if (is_buggy250(jme
->pdev
->device
, jme
->chiprev
)) {
472 if (!(phylink
& PHY_LINK_DUPLEX
))
473 gpreg1
|= GPREG1_HALFMODEPATCH
;
474 switch (phylink
& PHY_LINK_SPEED_MASK
) {
475 case PHY_LINK_SPEED_10M
:
476 jme_set_phyfifoa(jme
);
477 gpreg1
|= GPREG1_RSSPATCH
;
479 case PHY_LINK_SPEED_100M
:
480 jme_set_phyfifob(jme
);
481 gpreg1
|= GPREG1_RSSPATCH
;
483 case PHY_LINK_SPEED_1000M
:
484 jme_set_phyfifoa(jme
);
491 jwrite32(jme
, JME_GPREG1
, gpreg1
);
492 jwrite32(jme
, JME_GHC
, ghc
);
495 strcat(linkmsg
, (phylink
& PHY_LINK_DUPLEX
) ?
498 strcat(linkmsg
, (phylink
& PHY_LINK_MDI_STAT
) ?
501 msg_link(jme
, "Link is up at %s.\n", linkmsg
);
502 netif_carrier_on(netdev
);
507 msg_link(jme
, "Link is down.\n");
509 netif_carrier_off(netdev
);
517 jme_setup_tx_resources(struct jme_adapter
*jme
)
519 struct jme_ring
*txring
= &(jme
->txring
[0]);
521 txring
->alloc
= dma_alloc_coherent(&(jme
->pdev
->dev
),
522 TX_RING_ALLOC_SIZE(jme
->tx_ring_size
),
526 if (!txring
->alloc
) {
528 txring
->dmaalloc
= 0;
536 txring
->desc
= (void *)ALIGN((unsigned long)(txring
->alloc
),
538 txring
->dma
= ALIGN(txring
->dmaalloc
, RING_DESC_ALIGN
);
539 txring
->next_to_use
= 0;
540 atomic_set(&txring
->next_to_clean
, 0);
541 atomic_set(&txring
->nr_free
, jme
->tx_ring_size
);
544 * Initialize Transmit Descriptors
546 memset(txring
->alloc
, 0, TX_RING_ALLOC_SIZE(jme
->tx_ring_size
));
547 memset(txring
->bufinf
, 0,
548 sizeof(struct jme_buffer_info
) * jme
->tx_ring_size
);
554 jme_free_tx_resources(struct jme_adapter
*jme
)
557 struct jme_ring
*txring
= &(jme
->txring
[0]);
558 struct jme_buffer_info
*txbi
= txring
->bufinf
;
561 for (i
= 0 ; i
< jme
->tx_ring_size
; ++i
) {
562 txbi
= txring
->bufinf
+ i
;
564 dev_kfree_skb(txbi
->skb
);
570 txbi
->start_xmit
= 0;
573 dma_free_coherent(&(jme
->pdev
->dev
),
574 TX_RING_ALLOC_SIZE(jme
->tx_ring_size
),
578 txring
->alloc
= NULL
;
580 txring
->dmaalloc
= 0;
583 txring
->next_to_use
= 0;
584 atomic_set(&txring
->next_to_clean
, 0);
585 atomic_set(&txring
->nr_free
, 0);
590 jme_enable_tx_engine(struct jme_adapter
*jme
)
595 jwrite32(jme
, JME_TXCS
, TXCS_DEFAULT
| TXCS_SELECT_QUEUE0
);
599 * Setup TX Queue 0 DMA Bass Address
601 jwrite32(jme
, JME_TXDBA_LO
, (__u64
)jme
->txring
[0].dma
& 0xFFFFFFFFUL
);
602 jwrite32(jme
, JME_TXDBA_HI
, (__u64
)(jme
->txring
[0].dma
) >> 32);
603 jwrite32(jme
, JME_TXNDA
, (__u64
)jme
->txring
[0].dma
& 0xFFFFFFFFUL
);
606 * Setup TX Descptor Count
608 jwrite32(jme
, JME_TXQDC
, jme
->tx_ring_size
);
614 jwrite32(jme
, JME_TXCS
, jme
->reg_txcs
|
621 jme_restart_tx_engine(struct jme_adapter
*jme
)
626 jwrite32(jme
, JME_TXCS
, jme
->reg_txcs
|
632 jme_disable_tx_engine(struct jme_adapter
*jme
)
640 jwrite32(jme
, JME_TXCS
, jme
->reg_txcs
| TXCS_SELECT_QUEUE0
);
643 val
= jread32(jme
, JME_TXCS
);
644 for (i
= JME_TX_DISABLE_TIMEOUT
; (val
& TXCS_ENABLE
) && i
> 0 ; --i
) {
646 val
= jread32(jme
, JME_TXCS
);
651 jeprintk(jme
->pdev
, "Disable TX engine timeout.\n");
655 jme_set_clean_rxdesc(struct jme_adapter
*jme
, int i
)
657 struct jme_ring
*rxring
= jme
->rxring
;
658 register struct rxdesc
*rxdesc
= rxring
->desc
;
659 struct jme_buffer_info
*rxbi
= rxring
->bufinf
;
665 rxdesc
->desc1
.bufaddrh
= cpu_to_le32((__u64
)rxbi
->mapping
>> 32);
666 rxdesc
->desc1
.bufaddrl
= cpu_to_le32(
667 (__u64
)rxbi
->mapping
& 0xFFFFFFFFUL
);
668 rxdesc
->desc1
.datalen
= cpu_to_le16(rxbi
->len
);
669 if (jme
->dev
->features
& NETIF_F_HIGHDMA
)
670 rxdesc
->desc1
.flags
= RXFLAG_64BIT
;
672 rxdesc
->desc1
.flags
|= RXFLAG_OWN
| RXFLAG_INT
;
676 jme_make_new_rx_buf(struct jme_adapter
*jme
, int i
)
678 struct jme_ring
*rxring
= &(jme
->rxring
[0]);
679 struct jme_buffer_info
*rxbi
= rxring
->bufinf
+ i
;
682 skb
= netdev_alloc_skb(jme
->dev
,
683 jme
->dev
->mtu
+ RX_EXTRA_LEN
);
688 rxbi
->len
= skb_tailroom(skb
);
689 rxbi
->mapping
= pci_map_page(jme
->pdev
,
690 virt_to_page(skb
->data
),
691 offset_in_page(skb
->data
),
699 jme_free_rx_buf(struct jme_adapter
*jme
, int i
)
701 struct jme_ring
*rxring
= &(jme
->rxring
[0]);
702 struct jme_buffer_info
*rxbi
= rxring
->bufinf
;
706 pci_unmap_page(jme
->pdev
,
710 dev_kfree_skb(rxbi
->skb
);
718 jme_free_rx_resources(struct jme_adapter
*jme
)
721 struct jme_ring
*rxring
= &(jme
->rxring
[0]);
724 for (i
= 0 ; i
< jme
->rx_ring_size
; ++i
)
725 jme_free_rx_buf(jme
, i
);
727 dma_free_coherent(&(jme
->pdev
->dev
),
728 RX_RING_ALLOC_SIZE(jme
->rx_ring_size
),
731 rxring
->alloc
= NULL
;
733 rxring
->dmaalloc
= 0;
736 rxring
->next_to_use
= 0;
737 atomic_set(&rxring
->next_to_clean
, 0);
741 jme_setup_rx_resources(struct jme_adapter
*jme
)
744 struct jme_ring
*rxring
= &(jme
->rxring
[0]);
746 rxring
->alloc
= dma_alloc_coherent(&(jme
->pdev
->dev
),
747 RX_RING_ALLOC_SIZE(jme
->rx_ring_size
),
750 if (!rxring
->alloc
) {
752 rxring
->dmaalloc
= 0;
760 rxring
->desc
= (void *)ALIGN((unsigned long)(rxring
->alloc
),
762 rxring
->dma
= ALIGN(rxring
->dmaalloc
, RING_DESC_ALIGN
);
763 rxring
->next_to_use
= 0;
764 atomic_set(&rxring
->next_to_clean
, 0);
767 * Initiallize Receive Descriptors
769 for (i
= 0 ; i
< jme
->rx_ring_size
; ++i
) {
770 if (unlikely(jme_make_new_rx_buf(jme
, i
))) {
771 jme_free_rx_resources(jme
);
775 jme_set_clean_rxdesc(jme
, i
);
782 jme_enable_rx_engine(struct jme_adapter
*jme
)
787 jwrite32(jme
, JME_RXCS
, jme
->reg_rxcs
|
792 * Setup RX DMA Bass Address
794 jwrite32(jme
, JME_RXDBA_LO
, (__u64
)jme
->rxring
[0].dma
& 0xFFFFFFFFUL
);
795 jwrite32(jme
, JME_RXDBA_HI
, (__u64
)(jme
->rxring
[0].dma
) >> 32);
796 jwrite32(jme
, JME_RXNDA
, (__u64
)jme
->rxring
[0].dma
& 0xFFFFFFFFUL
);
799 * Setup RX Descriptor Count
801 jwrite32(jme
, JME_RXQDC
, jme
->rx_ring_size
);
804 * Setup Unicast Filter
806 jme_set_multi(jme
->dev
);
812 jwrite32(jme
, JME_RXCS
, jme
->reg_rxcs
|
819 jme_restart_rx_engine(struct jme_adapter
*jme
)
824 jwrite32(jme
, JME_RXCS
, jme
->reg_rxcs
|
831 jme_disable_rx_engine(struct jme_adapter
*jme
)
839 jwrite32(jme
, JME_RXCS
, jme
->reg_rxcs
);
842 val
= jread32(jme
, JME_RXCS
);
843 for (i
= JME_RX_DISABLE_TIMEOUT
; (val
& RXCS_ENABLE
) && i
> 0 ; --i
) {
845 val
= jread32(jme
, JME_RXCS
);
850 jeprintk(jme
->pdev
, "Disable RX engine timeout.\n");
855 jme_rxsum_ok(struct jme_adapter
*jme
, u16 flags
)
857 if (!(flags
& (RXWBFLAG_TCPON
| RXWBFLAG_UDPON
| RXWBFLAG_IPV4
)))
860 if (unlikely(!(flags
& RXWBFLAG_MF
) &&
861 (flags
& RXWBFLAG_TCPON
) && !(flags
& RXWBFLAG_TCPCS
))) {
862 msg_rx_err(jme
, "TCP Checksum error.\n");
866 if (unlikely(!(flags
& RXWBFLAG_MF
) &&
867 (flags
& RXWBFLAG_UDPON
) && !(flags
& RXWBFLAG_UDPCS
))) {
868 msg_rx_err(jme
, "UDP Checksum error.\n");
872 if (unlikely((flags
& RXWBFLAG_IPV4
) && !(flags
& RXWBFLAG_IPCS
))) {
873 msg_rx_err(jme
, "IPv4 Checksum error.\n");
884 jme_alloc_and_feed_skb(struct jme_adapter
*jme
, int idx
)
886 struct jme_ring
*rxring
= &(jme
->rxring
[0]);
887 struct rxdesc
*rxdesc
= rxring
->desc
;
888 struct jme_buffer_info
*rxbi
= rxring
->bufinf
;
896 pci_dma_sync_single_for_cpu(jme
->pdev
,
901 if (unlikely(jme_make_new_rx_buf(jme
, idx
))) {
902 pci_dma_sync_single_for_device(jme
->pdev
,
907 ++(NET_STAT(jme
).rx_dropped
);
909 framesize
= le16_to_cpu(rxdesc
->descwb
.framesize
)
912 skb_reserve(skb
, RX_PREPAD_SIZE
);
913 skb_put(skb
, framesize
);
914 skb
->protocol
= eth_type_trans(skb
, jme
->dev
);
916 if (jme_rxsum_ok(jme
, le16_to_cpu(rxdesc
->descwb
.flags
)))
917 skb
->ip_summed
= CHECKSUM_UNNECESSARY
;
919 skb
->ip_summed
= CHECKSUM_NONE
;
921 if (rxdesc
->descwb
.flags
& cpu_to_le16(RXWBFLAG_TAGON
)) {
923 jme
->jme_vlan_rx(skb
, jme
->vlgrp
,
924 le16_to_cpu(rxdesc
->descwb
.vlan
));
925 NET_STAT(jme
).rx_bytes
+= 4;
931 if ((rxdesc
->descwb
.flags
& cpu_to_le16(RXWBFLAG_DEST
)) ==
932 cpu_to_le16(RXWBFLAG_DEST_MUL
))
933 ++(NET_STAT(jme
).multicast
);
935 NET_STAT(jme
).rx_bytes
+= framesize
;
936 ++(NET_STAT(jme
).rx_packets
);
939 jme_set_clean_rxdesc(jme
, idx
);
944 jme_process_receive(struct jme_adapter
*jme
, int limit
)
946 struct jme_ring
*rxring
= &(jme
->rxring
[0]);
947 struct rxdesc
*rxdesc
= rxring
->desc
;
948 int i
, j
, ccnt
, desccnt
, mask
= jme
->rx_ring_mask
;
950 if (unlikely(!atomic_dec_and_test(&jme
->rx_cleaning
)))
953 if (unlikely(atomic_read(&jme
->link_changing
) != 1))
956 if (unlikely(!netif_carrier_ok(jme
->dev
)))
959 i
= atomic_read(&rxring
->next_to_clean
);
961 rxdesc
= rxring
->desc
;
964 if ((rxdesc
->descwb
.flags
& cpu_to_le16(RXWBFLAG_OWN
)) ||
965 !(rxdesc
->descwb
.desccnt
& RXWBDCNT_WBCPL
))
969 desccnt
= rxdesc
->descwb
.desccnt
& RXWBDCNT_DCNT
;
971 if (unlikely(desccnt
> 1 ||
972 rxdesc
->descwb
.errstat
& RXWBERR_ALLERR
)) {
974 if (rxdesc
->descwb
.errstat
& RXWBERR_CRCERR
)
975 ++(NET_STAT(jme
).rx_crc_errors
);
976 else if (rxdesc
->descwb
.errstat
& RXWBERR_OVERUN
)
977 ++(NET_STAT(jme
).rx_fifo_errors
);
979 ++(NET_STAT(jme
).rx_errors
);
982 limit
-= desccnt
- 1;
984 for (j
= i
, ccnt
= desccnt
; ccnt
-- ; ) {
985 jme_set_clean_rxdesc(jme
, j
);
986 j
= (j
+ 1) & (mask
);
990 jme_alloc_and_feed_skb(jme
, i
);
993 i
= (i
+ desccnt
) & (mask
);
997 atomic_set(&rxring
->next_to_clean
, i
);
1000 atomic_inc(&jme
->rx_cleaning
);
1002 return limit
> 0 ? limit
: 0;
1007 jme_attempt_pcc(struct dynpcc_info
*dpi
, int atmp
)
1009 if (likely(atmp
== dpi
->cur
)) {
1014 if (dpi
->attempt
== atmp
) {
1017 dpi
->attempt
= atmp
;
1024 jme_dynamic_pcc(struct jme_adapter
*jme
)
1026 register struct dynpcc_info
*dpi
= &(jme
->dpi
);
1028 if ((NET_STAT(jme
).rx_bytes
- dpi
->last_bytes
) > PCC_P3_THRESHOLD
)
1029 jme_attempt_pcc(dpi
, PCC_P3
);
1030 else if ((NET_STAT(jme
).rx_packets
- dpi
->last_pkts
) > PCC_P2_THRESHOLD
1031 || dpi
->intr_cnt
> PCC_INTR_THRESHOLD
)
1032 jme_attempt_pcc(dpi
, PCC_P2
);
1034 jme_attempt_pcc(dpi
, PCC_P1
);
1036 if (unlikely(dpi
->attempt
!= dpi
->cur
&& dpi
->cnt
> 5)) {
1037 if (dpi
->attempt
< dpi
->cur
)
1038 tasklet_schedule(&jme
->rxclean_task
);
1039 jme_set_rx_pcc(jme
, dpi
->attempt
);
1040 dpi
->cur
= dpi
->attempt
;
1046 jme_start_pcc_timer(struct jme_adapter
*jme
)
1048 struct dynpcc_info
*dpi
= &(jme
->dpi
);
1049 dpi
->last_bytes
= NET_STAT(jme
).rx_bytes
;
1050 dpi
->last_pkts
= NET_STAT(jme
).rx_packets
;
1052 jwrite32(jme
, JME_TMCSR
,
1053 TMCSR_EN
| ((0xFFFFFF - PCC_INTERVAL_US
) & TMCSR_CNT
));
1057 jme_stop_pcc_timer(struct jme_adapter
*jme
)
1059 jwrite32(jme
, JME_TMCSR
, 0);
1063 jme_shutdown_nic(struct jme_adapter
*jme
)
1067 phylink
= jme_linkstat_from_phy(jme
);
1069 if (!(phylink
& PHY_LINK_UP
)) {
1071 * Disable all interrupt before issue timer
1074 jwrite32(jme
, JME_TIMER2
, TMCSR_EN
| 0xFFFFFE);
1079 jme_pcc_tasklet(unsigned long arg
)
1081 struct jme_adapter
*jme
= (struct jme_adapter
*)arg
;
1082 struct net_device
*netdev
= jme
->dev
;
1084 if (unlikely(test_bit(JME_FLAG_SHUTDOWN
, &jme
->flags
))) {
1085 jme_shutdown_nic(jme
);
1089 if (unlikely(!netif_carrier_ok(netdev
) ||
1090 (atomic_read(&jme
->link_changing
) != 1)
1092 jme_stop_pcc_timer(jme
);
1096 if (!(test_bit(JME_FLAG_POLL
, &jme
->flags
)))
1097 jme_dynamic_pcc(jme
);
1099 jme_start_pcc_timer(jme
);
1103 jme_polling_mode(struct jme_adapter
*jme
)
1105 jme_set_rx_pcc(jme
, PCC_OFF
);
1109 jme_interrupt_mode(struct jme_adapter
*jme
)
1111 jme_set_rx_pcc(jme
, PCC_P1
);
1115 jme_pseudo_hotplug_enabled(struct jme_adapter
*jme
)
1118 apmc
= jread32(jme
, JME_APMC
);
1119 return apmc
& JME_APMC_PSEUDO_HP_EN
;
1123 jme_start_shutdown_timer(struct jme_adapter
*jme
)
1127 apmc
= jread32(jme
, JME_APMC
) | JME_APMC_PCIE_SD_EN
;
1128 apmc
&= ~JME_APMC_EPIEN_CTRL
;
1130 jwrite32f(jme
, JME_APMC
, apmc
| JME_APMC_EPIEN_CTRL_EN
);
1133 jwrite32f(jme
, JME_APMC
, apmc
);
1135 jwrite32f(jme
, JME_TIMER2
, 0);
1136 set_bit(JME_FLAG_SHUTDOWN
, &jme
->flags
);
1137 jwrite32(jme
, JME_TMCSR
,
1138 TMCSR_EN
| ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY
) & TMCSR_CNT
));
1142 jme_stop_shutdown_timer(struct jme_adapter
*jme
)
1146 jwrite32f(jme
, JME_TMCSR
, 0);
1147 jwrite32f(jme
, JME_TIMER2
, 0);
1148 clear_bit(JME_FLAG_SHUTDOWN
, &jme
->flags
);
1150 apmc
= jread32(jme
, JME_APMC
);
1151 apmc
&= ~(JME_APMC_PCIE_SD_EN
| JME_APMC_EPIEN_CTRL
);
1152 jwrite32f(jme
, JME_APMC
, apmc
| JME_APMC_EPIEN_CTRL_DIS
);
1154 jwrite32f(jme
, JME_APMC
, apmc
);
1158 jme_link_change_tasklet(unsigned long arg
)
1160 struct jme_adapter
*jme
= (struct jme_adapter
*)arg
;
1161 struct net_device
*netdev
= jme
->dev
;
1164 while (!atomic_dec_and_test(&jme
->link_changing
)) {
1165 atomic_inc(&jme
->link_changing
);
1166 msg_intr(jme
, "Get link change lock failed.\n");
1167 while (atomic_read(&jme
->link_changing
) != 1)
1168 msg_intr(jme
, "Waiting link change lock.\n");
1171 if (jme_check_link(netdev
, 1) && jme
->old_mtu
== netdev
->mtu
)
1174 jme
->old_mtu
= netdev
->mtu
;
1175 netif_stop_queue(netdev
);
1176 if (jme_pseudo_hotplug_enabled(jme
))
1177 jme_stop_shutdown_timer(jme
);
1179 jme_stop_pcc_timer(jme
);
1180 tasklet_disable(&jme
->txclean_task
);
1181 tasklet_disable(&jme
->rxclean_task
);
1182 tasklet_disable(&jme
->rxempty_task
);
1184 if (netif_carrier_ok(netdev
)) {
1185 jme_reset_ghc_speed(jme
);
1186 jme_disable_rx_engine(jme
);
1187 jme_disable_tx_engine(jme
);
1188 jme_reset_mac_processor(jme
);
1189 jme_free_rx_resources(jme
);
1190 jme_free_tx_resources(jme
);
1192 if (test_bit(JME_FLAG_POLL
, &jme
->flags
))
1193 jme_polling_mode(jme
);
1195 netif_carrier_off(netdev
);
1198 jme_check_link(netdev
, 0);
1199 if (netif_carrier_ok(netdev
)) {
1200 rc
= jme_setup_rx_resources(jme
);
1202 jeprintk(jme
->pdev
, "Allocating resources for RX error"
1203 ", Device STOPPED!\n");
1204 goto out_enable_tasklet
;
1207 rc
= jme_setup_tx_resources(jme
);
1209 jeprintk(jme
->pdev
, "Allocating resources for TX error"
1210 ", Device STOPPED!\n");
1211 goto err_out_free_rx_resources
;
1214 jme_enable_rx_engine(jme
);
1215 jme_enable_tx_engine(jme
);
1217 netif_start_queue(netdev
);
1219 if (test_bit(JME_FLAG_POLL
, &jme
->flags
))
1220 jme_interrupt_mode(jme
);
1222 jme_start_pcc_timer(jme
);
1223 } else if (jme_pseudo_hotplug_enabled(jme
)) {
1224 jme_start_shutdown_timer(jme
);
1227 goto out_enable_tasklet
;
1229 err_out_free_rx_resources
:
1230 jme_free_rx_resources(jme
);
1232 tasklet_enable(&jme
->txclean_task
);
1233 tasklet_hi_enable(&jme
->rxclean_task
);
1234 tasklet_hi_enable(&jme
->rxempty_task
);
1236 atomic_inc(&jme
->link_changing
);
1240 jme_rx_clean_tasklet(unsigned long arg
)
1242 struct jme_adapter
*jme
= (struct jme_adapter
*)arg
;
1243 struct dynpcc_info
*dpi
= &(jme
->dpi
);
1245 jme_process_receive(jme
, jme
->rx_ring_size
);
1251 jme_poll(JME_NAPI_HOLDER(holder
), JME_NAPI_WEIGHT(budget
))
1253 struct jme_adapter
*jme
= jme_napi_priv(holder
);
1256 rest
= jme_process_receive(jme
, JME_NAPI_WEIGHT_VAL(budget
));
1258 while (atomic_read(&jme
->rx_empty
) > 0) {
1259 atomic_dec(&jme
->rx_empty
);
1260 ++(NET_STAT(jme
).rx_dropped
);
1261 jme_restart_rx_engine(jme
);
1263 atomic_inc(&jme
->rx_empty
);
1266 JME_RX_COMPLETE(netdev
, holder
);
1267 jme_interrupt_mode(jme
);
1270 JME_NAPI_WEIGHT_SET(budget
, rest
);
1271 return JME_NAPI_WEIGHT_VAL(budget
) - rest
;
1275 jme_rx_empty_tasklet(unsigned long arg
)
1277 struct jme_adapter
*jme
= (struct jme_adapter
*)arg
;
1279 if (unlikely(atomic_read(&jme
->link_changing
) != 1))
1282 if (unlikely(!netif_carrier_ok(jme
->dev
)))
1285 msg_rx_status(jme
, "RX Queue Full!\n");
1287 jme_rx_clean_tasklet(arg
);
1289 while (atomic_read(&jme
->rx_empty
) > 0) {
1290 atomic_dec(&jme
->rx_empty
);
1291 ++(NET_STAT(jme
).rx_dropped
);
1292 jme_restart_rx_engine(jme
);
1294 atomic_inc(&jme
->rx_empty
);
1298 jme_wake_queue_if_stopped(struct jme_adapter
*jme
)
1300 struct jme_ring
*txring
= jme
->txring
;
1303 if (unlikely(netif_queue_stopped(jme
->dev
) &&
1304 atomic_read(&txring
->nr_free
) >= (jme
->tx_wake_threshold
))) {
1305 msg_tx_done(jme
, "TX Queue Waked.\n");
1306 netif_wake_queue(jme
->dev
);
1312 jme_tx_clean_tasklet(unsigned long arg
)
1314 struct jme_adapter
*jme
= (struct jme_adapter
*)arg
;
1315 struct jme_ring
*txring
= &(jme
->txring
[0]);
1316 struct txdesc
*txdesc
= txring
->desc
;
1317 struct jme_buffer_info
*txbi
= txring
->bufinf
, *ctxbi
, *ttxbi
;
1318 int i
, j
, cnt
= 0, max
, err
, mask
;
1320 tx_dbg(jme
, "Into txclean.\n");
1322 if (unlikely(!atomic_dec_and_test(&jme
->tx_cleaning
)))
1325 if (unlikely(atomic_read(&jme
->link_changing
) != 1))
1328 if (unlikely(!netif_carrier_ok(jme
->dev
)))
1331 max
= jme
->tx_ring_size
- atomic_read(&txring
->nr_free
);
1332 mask
= jme
->tx_ring_mask
;
1334 for (i
= atomic_read(&txring
->next_to_clean
) ; cnt
< max
; ) {
1338 if (likely(ctxbi
->skb
&&
1339 !(txdesc
[i
].descwb
.flags
& TXWBFLAG_OWN
))) {
1341 tx_dbg(jme
, "txclean: %d+%d@%lu\n",
1342 i
, ctxbi
->nr_desc
, jiffies
);
1344 err
= txdesc
[i
].descwb
.flags
& TXWBFLAG_ALLERR
;
1346 for (j
= 1 ; j
< ctxbi
->nr_desc
; ++j
) {
1347 ttxbi
= txbi
+ ((i
+ j
) & (mask
));
1348 txdesc
[(i
+ j
) & (mask
)].dw
[0] = 0;
1350 pci_unmap_page(jme
->pdev
,
1359 dev_kfree_skb(ctxbi
->skb
);
1361 cnt
+= ctxbi
->nr_desc
;
1363 if (unlikely(err
)) {
1364 ++(NET_STAT(jme
).tx_carrier_errors
);
1366 ++(NET_STAT(jme
).tx_packets
);
1367 NET_STAT(jme
).tx_bytes
+= ctxbi
->len
;
1372 ctxbi
->start_xmit
= 0;
1378 i
= (i
+ ctxbi
->nr_desc
) & mask
;
1383 tx_dbg(jme
, "txclean: done %d@%lu.\n", i
, jiffies
);
1384 atomic_set(&txring
->next_to_clean
, i
);
1385 atomic_add(cnt
, &txring
->nr_free
);
1387 jme_wake_queue_if_stopped(jme
);
1390 atomic_inc(&jme
->tx_cleaning
);
1394 jme_intr_msi(struct jme_adapter
*jme
, u32 intrstat
)
1399 jwrite32f(jme
, JME_IENC
, INTR_ENABLE
);
1401 if (intrstat
& (INTR_LINKCH
| INTR_SWINTR
)) {
1403 * Link change event is critical
1404 * all other events are ignored
1406 jwrite32(jme
, JME_IEVE
, intrstat
);
1407 tasklet_schedule(&jme
->linkch_task
);
1411 if (intrstat
& INTR_TMINTR
) {
1412 jwrite32(jme
, JME_IEVE
, INTR_TMINTR
);
1413 tasklet_schedule(&jme
->pcc_task
);
1416 if (intrstat
& (INTR_PCCTXTO
| INTR_PCCTX
)) {
1417 jwrite32(jme
, JME_IEVE
, INTR_PCCTXTO
| INTR_PCCTX
| INTR_TX0
);
1418 tasklet_schedule(&jme
->txclean_task
);
1421 if ((intrstat
& (INTR_PCCRX0TO
| INTR_PCCRX0
| INTR_RX0EMP
))) {
1422 jwrite32(jme
, JME_IEVE
, (intrstat
& (INTR_PCCRX0TO
|
1428 if (test_bit(JME_FLAG_POLL
, &jme
->flags
)) {
1429 if (intrstat
& INTR_RX0EMP
)
1430 atomic_inc(&jme
->rx_empty
);
1432 if ((intrstat
& (INTR_PCCRX0TO
| INTR_PCCRX0
| INTR_RX0EMP
))) {
1433 if (likely(JME_RX_SCHEDULE_PREP(jme
))) {
1434 jme_polling_mode(jme
);
1435 JME_RX_SCHEDULE(jme
);
1439 if (intrstat
& INTR_RX0EMP
) {
1440 atomic_inc(&jme
->rx_empty
);
1441 tasklet_hi_schedule(&jme
->rxempty_task
);
1442 } else if (intrstat
& (INTR_PCCRX0TO
| INTR_PCCRX0
)) {
1443 tasklet_hi_schedule(&jme
->rxclean_task
);
1449 * Re-enable interrupt
1451 jwrite32f(jme
, JME_IENS
, INTR_ENABLE
);
1455 jme_intr(int irq
, void *dev_id
)
1457 struct net_device
*netdev
= dev_id
;
1458 struct jme_adapter
*jme
= netdev_priv(netdev
);
1461 intrstat
= jread32(jme
, JME_IEVE
);
1464 * Check if it's really an interrupt for us
1466 if (unlikely((intrstat
& INTR_ENABLE
) == 0))
1470 * Check if the device still exist
1472 if (unlikely(intrstat
== ~((typeof(intrstat
))0)))
1475 jme_intr_msi(jme
, intrstat
);
1481 jme_msi(int irq
, void *dev_id
)
1483 struct net_device
*netdev
= dev_id
;
1484 struct jme_adapter
*jme
= netdev_priv(netdev
);
1487 pci_dma_sync_single_for_cpu(jme
->pdev
,
1489 sizeof(u32
) * SHADOW_REG_NR
,
1490 PCI_DMA_FROMDEVICE
);
1491 intrstat
= jme
->shadow_regs
[SHADOW_IEVE
];
1492 jme
->shadow_regs
[SHADOW_IEVE
] = 0;
1494 jme_intr_msi(jme
, intrstat
);
1500 jme_reset_link(struct jme_adapter
*jme
)
1502 jwrite32(jme
, JME_TMCSR
, TMCSR_SWIT
);
1506 jme_restart_an(struct jme_adapter
*jme
)
1510 spin_lock_bh(&jme
->phy_lock
);
1511 bmcr
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, MII_BMCR
);
1512 bmcr
|= (BMCR_ANENABLE
| BMCR_ANRESTART
);
1513 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
, MII_BMCR
, bmcr
);
1514 spin_unlock_bh(&jme
->phy_lock
);
1518 jme_request_irq(struct jme_adapter
*jme
)
1521 struct net_device
*netdev
= jme
->dev
;
1522 irq_handler_t handler
= jme_intr
;
1523 int irq_flags
= IRQF_SHARED
;
1525 if (!pci_enable_msi(jme
->pdev
)) {
1526 set_bit(JME_FLAG_MSI
, &jme
->flags
);
1531 rc
= request_irq(jme
->pdev
->irq
, handler
, irq_flags
, netdev
->name
,
1535 "Unable to request %s interrupt (return: %d)\n",
1536 test_bit(JME_FLAG_MSI
, &jme
->flags
) ? "MSI" : "INTx",
1539 if (test_bit(JME_FLAG_MSI
, &jme
->flags
)) {
1540 pci_disable_msi(jme
->pdev
);
1541 clear_bit(JME_FLAG_MSI
, &jme
->flags
);
1544 netdev
->irq
= jme
->pdev
->irq
;
1551 jme_free_irq(struct jme_adapter
*jme
)
1553 free_irq(jme
->pdev
->irq
, jme
->dev
);
1554 if (test_bit(JME_FLAG_MSI
, &jme
->flags
)) {
1555 pci_disable_msi(jme
->pdev
);
1556 clear_bit(JME_FLAG_MSI
, &jme
->flags
);
1557 jme
->dev
->irq
= jme
->pdev
->irq
;
1562 jme_open(struct net_device
*netdev
)
1564 struct jme_adapter
*jme
= netdev_priv(netdev
);
1568 JME_NAPI_ENABLE(jme
);
1570 tasklet_enable(&jme
->txclean_task
);
1571 tasklet_hi_enable(&jme
->rxclean_task
);
1572 tasklet_hi_enable(&jme
->rxempty_task
);
1574 rc
= jme_request_irq(jme
);
1578 jme_enable_shadow(jme
);
1581 if (test_bit(JME_FLAG_SSET
, &jme
->flags
))
1582 jme_set_settings(netdev
, &jme
->old_ecmd
);
1584 jme_reset_phy_processor(jme
);
1586 jme_reset_link(jme
);
1591 netif_stop_queue(netdev
);
1592 netif_carrier_off(netdev
);
1598 jme_set_100m_half(struct jme_adapter
*jme
)
1602 bmcr
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, MII_BMCR
);
1603 tmp
= bmcr
& ~(BMCR_ANENABLE
| BMCR_SPEED100
|
1604 BMCR_SPEED1000
| BMCR_FULLDPLX
);
1605 tmp
|= BMCR_SPEED100
;
1608 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
, MII_BMCR
, tmp
);
1611 jwrite32(jme
, JME_GHC
, GHC_SPEED_100M
| GHC_LINK_POLL
);
1613 jwrite32(jme
, JME_GHC
, GHC_SPEED_100M
);
1616 #define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1618 jme_wait_link(struct jme_adapter
*jme
)
1620 u32 phylink
, to
= JME_WAIT_LINK_TIME
;
1623 phylink
= jme_linkstat_from_phy(jme
);
1624 while (!(phylink
& PHY_LINK_UP
) && (to
-= 10) > 0) {
1626 phylink
= jme_linkstat_from_phy(jme
);
1632 jme_phy_off(struct jme_adapter
*jme
)
1634 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
, MII_BMCR
, BMCR_PDOWN
);
1638 jme_close(struct net_device
*netdev
)
1640 struct jme_adapter
*jme
= netdev_priv(netdev
);
1642 netif_stop_queue(netdev
);
1643 netif_carrier_off(netdev
);
1646 jme_disable_shadow(jme
);
1649 JME_NAPI_DISABLE(jme
);
1651 tasklet_kill(&jme
->linkch_task
);
1652 tasklet_kill(&jme
->txclean_task
);
1653 tasklet_kill(&jme
->rxclean_task
);
1654 tasklet_kill(&jme
->rxempty_task
);
1656 jme_reset_ghc_speed(jme
);
1657 jme_disable_rx_engine(jme
);
1658 jme_disable_tx_engine(jme
);
1659 jme_reset_mac_processor(jme
);
1660 jme_free_rx_resources(jme
);
1661 jme_free_tx_resources(jme
);
1669 jme_alloc_txdesc(struct jme_adapter
*jme
,
1670 struct sk_buff
*skb
)
1672 struct jme_ring
*txring
= jme
->txring
;
1673 int idx
, nr_alloc
, mask
= jme
->tx_ring_mask
;
1675 idx
= txring
->next_to_use
;
1676 nr_alloc
= skb_shinfo(skb
)->nr_frags
+ 2;
1678 if (unlikely(atomic_read(&txring
->nr_free
) < nr_alloc
))
1681 atomic_sub(nr_alloc
, &txring
->nr_free
);
1683 txring
->next_to_use
= (txring
->next_to_use
+ nr_alloc
) & mask
;
1689 jme_fill_tx_map(struct pci_dev
*pdev
,
1690 struct txdesc
*txdesc
,
1691 struct jme_buffer_info
*txbi
,
1699 dmaaddr
= pci_map_page(pdev
,
1705 pci_dma_sync_single_for_device(pdev
,
1712 txdesc
->desc2
.flags
= TXFLAG_OWN
;
1713 txdesc
->desc2
.flags
|= (hidma
) ? TXFLAG_64BIT
: 0;
1714 txdesc
->desc2
.datalen
= cpu_to_le16(len
);
1715 txdesc
->desc2
.bufaddrh
= cpu_to_le32((__u64
)dmaaddr
>> 32);
1716 txdesc
->desc2
.bufaddrl
= cpu_to_le32(
1717 (__u64
)dmaaddr
& 0xFFFFFFFFUL
);
1719 txbi
->mapping
= dmaaddr
;
1724 jme_map_tx_skb(struct jme_adapter
*jme
, struct sk_buff
*skb
, int idx
)
1726 struct jme_ring
*txring
= jme
->txring
;
1727 struct txdesc
*txdesc
= txring
->desc
, *ctxdesc
;
1728 struct jme_buffer_info
*txbi
= txring
->bufinf
, *ctxbi
;
1729 u8 hidma
= jme
->dev
->features
& NETIF_F_HIGHDMA
;
1730 int i
, nr_frags
= skb_shinfo(skb
)->nr_frags
;
1731 int mask
= jme
->tx_ring_mask
;
1732 struct skb_frag_struct
*frag
;
1735 for (i
= 0 ; i
< nr_frags
; ++i
) {
1736 frag
= &skb_shinfo(skb
)->frags
[i
];
1737 ctxdesc
= txdesc
+ ((idx
+ i
+ 2) & (mask
));
1738 ctxbi
= txbi
+ ((idx
+ i
+ 2) & (mask
));
1740 jme_fill_tx_map(jme
->pdev
, ctxdesc
, ctxbi
, frag
->page
,
1741 frag
->page_offset
, frag
->size
, hidma
);
1744 len
= skb_is_nonlinear(skb
) ? skb_headlen(skb
) : skb
->len
;
1745 ctxdesc
= txdesc
+ ((idx
+ 1) & (mask
));
1746 ctxbi
= txbi
+ ((idx
+ 1) & (mask
));
1747 jme_fill_tx_map(jme
->pdev
, ctxdesc
, ctxbi
, virt_to_page(skb
->data
),
1748 offset_in_page(skb
->data
), len
, hidma
);
1753 jme_expand_header(struct jme_adapter
*jme
, struct sk_buff
*skb
)
1755 if (unlikely(skb_shinfo(skb
)->gso_size
&&
1756 skb_header_cloned(skb
) &&
1757 pskb_expand_head(skb
, 0, 0, GFP_ATOMIC
))) {
1766 jme_tx_tso(struct sk_buff
*skb
, __le16
*mss
, u8
*flags
)
1768 *mss
= cpu_to_le16(skb_shinfo(skb
)->gso_size
<< TXDESC_MSS_SHIFT
);
1770 *flags
|= TXFLAG_LSEN
;
1772 if (skb
->protocol
== htons(ETH_P_IP
)) {
1773 struct iphdr
*iph
= ip_hdr(skb
);
1776 tcp_hdr(skb
)->check
= ~csum_tcpudp_magic(iph
->saddr
,
1781 struct ipv6hdr
*ip6h
= ipv6_hdr(skb
);
1783 tcp_hdr(skb
)->check
= ~csum_ipv6_magic(&ip6h
->saddr
,
1796 jme_tx_csum(struct jme_adapter
*jme
, struct sk_buff
*skb
, u8
*flags
)
1798 if (skb
->ip_summed
== CHECKSUM_PARTIAL
) {
1801 switch (skb
->protocol
) {
1802 case htons(ETH_P_IP
):
1803 ip_proto
= ip_hdr(skb
)->protocol
;
1805 case htons(ETH_P_IPV6
):
1806 ip_proto
= ipv6_hdr(skb
)->nexthdr
;
1815 *flags
|= TXFLAG_TCPCS
;
1818 *flags
|= TXFLAG_UDPCS
;
1821 msg_tx_err(jme
, "Error upper layer protocol.\n");
1828 jme_tx_vlan(struct sk_buff
*skb
, __le16
*vlan
, u8
*flags
)
1830 if (vlan_tx_tag_present(skb
)) {
1831 *flags
|= TXFLAG_TAGON
;
1832 *vlan
= cpu_to_le16(vlan_tx_tag_get(skb
));
1837 jme_fill_first_tx_desc(struct jme_adapter
*jme
, struct sk_buff
*skb
, int idx
)
1839 struct jme_ring
*txring
= jme
->txring
;
1840 struct txdesc
*txdesc
;
1841 struct jme_buffer_info
*txbi
;
1844 txdesc
= (struct txdesc
*)txring
->desc
+ idx
;
1845 txbi
= txring
->bufinf
+ idx
;
1851 txdesc
->desc1
.pktsize
= cpu_to_le16(skb
->len
);
1853 * Set OWN bit at final.
1854 * When kernel transmit faster than NIC.
1855 * And NIC trying to send this descriptor before we tell
1856 * it to start sending this TX queue.
1857 * Other fields are already filled correctly.
1860 flags
= TXFLAG_OWN
| TXFLAG_INT
;
1862 * Set checksum flags while not tso
1864 if (jme_tx_tso(skb
, &txdesc
->desc1
.mss
, &flags
))
1865 jme_tx_csum(jme
, skb
, &flags
);
1866 jme_tx_vlan(skb
, &txdesc
->desc1
.vlan
, &flags
);
1867 txdesc
->desc1
.flags
= flags
;
1869 * Set tx buffer info after telling NIC to send
1870 * For better tx_clean timing
1873 txbi
->nr_desc
= skb_shinfo(skb
)->nr_frags
+ 2;
1875 txbi
->len
= skb
->len
;
1876 txbi
->start_xmit
= jiffies
;
1877 if (!txbi
->start_xmit
)
1878 txbi
->start_xmit
= (0UL-1);
1884 jme_stop_queue_if_full(struct jme_adapter
*jme
)
1886 struct jme_ring
*txring
= jme
->txring
;
1887 struct jme_buffer_info
*txbi
= txring
->bufinf
;
1888 int idx
= atomic_read(&txring
->next_to_clean
);
1893 if (unlikely(atomic_read(&txring
->nr_free
) < (MAX_SKB_FRAGS
+2))) {
1894 netif_stop_queue(jme
->dev
);
1895 msg_tx_queued(jme
, "TX Queue Paused.\n");
1897 if (atomic_read(&txring
->nr_free
)
1898 >= (jme
->tx_wake_threshold
)) {
1899 netif_wake_queue(jme
->dev
);
1900 msg_tx_queued(jme
, "TX Queue Fast Waked.\n");
1904 if (unlikely(txbi
->start_xmit
&&
1905 (jiffies
- txbi
->start_xmit
) >= TX_TIMEOUT
&&
1907 netif_stop_queue(jme
->dev
);
1908 msg_tx_queued(jme
, "TX Queue Stopped %d@%lu.\n", idx
, jiffies
);
1913 * This function is already protected by netif_tx_lock()
1917 jme_start_xmit(struct sk_buff
*skb
, struct net_device
*netdev
)
1919 struct jme_adapter
*jme
= netdev_priv(netdev
);
1922 if (unlikely(jme_expand_header(jme
, skb
))) {
1923 ++(NET_STAT(jme
).tx_dropped
);
1924 return NETDEV_TX_OK
;
1927 idx
= jme_alloc_txdesc(jme
, skb
);
1929 if (unlikely(idx
< 0)) {
1930 netif_stop_queue(netdev
);
1931 msg_tx_err(jme
, "BUG! Tx ring full when queue awake!\n");
1933 return NETDEV_TX_BUSY
;
1936 jme_map_tx_skb(jme
, skb
, idx
);
1937 jme_fill_first_tx_desc(jme
, skb
, idx
);
1939 jwrite32(jme
, JME_TXCS
, jme
->reg_txcs
|
1940 TXCS_SELECT_QUEUE0
|
1943 netdev
->trans_start
= jiffies
;
1945 tx_dbg(jme
, "xmit: %d+%d@%lu\n", idx
,
1946 skb_shinfo(skb
)->nr_frags
+ 2,
1948 jme_stop_queue_if_full(jme
);
1950 return NETDEV_TX_OK
;
1954 jme_set_macaddr(struct net_device
*netdev
, void *p
)
1956 struct jme_adapter
*jme
= netdev_priv(netdev
);
1957 struct sockaddr
*addr
= p
;
1960 if (netif_running(netdev
))
1963 spin_lock_bh(&jme
->macaddr_lock
);
1964 memcpy(netdev
->dev_addr
, addr
->sa_data
, netdev
->addr_len
);
1966 val
= (addr
->sa_data
[3] & 0xff) << 24 |
1967 (addr
->sa_data
[2] & 0xff) << 16 |
1968 (addr
->sa_data
[1] & 0xff) << 8 |
1969 (addr
->sa_data
[0] & 0xff);
1970 jwrite32(jme
, JME_RXUMA_LO
, val
);
1971 val
= (addr
->sa_data
[5] & 0xff) << 8 |
1972 (addr
->sa_data
[4] & 0xff);
1973 jwrite32(jme
, JME_RXUMA_HI
, val
);
1974 spin_unlock_bh(&jme
->macaddr_lock
);
1980 jme_set_multi(struct net_device
*netdev
)
1982 struct jme_adapter
*jme
= netdev_priv(netdev
);
1983 u32 mc_hash
[2] = {};
1986 spin_lock_bh(&jme
->rxmcs_lock
);
1988 jme
->reg_rxmcs
|= RXMCS_BRDFRAME
| RXMCS_UNIFRAME
;
1990 if (netdev
->flags
& IFF_PROMISC
) {
1991 jme
->reg_rxmcs
|= RXMCS_ALLFRAME
;
1992 } else if (netdev
->flags
& IFF_ALLMULTI
) {
1993 jme
->reg_rxmcs
|= RXMCS_ALLMULFRAME
;
1994 } else if (netdev
->flags
& IFF_MULTICAST
) {
1995 struct dev_mc_list
*mclist
;
1998 jme
->reg_rxmcs
|= RXMCS_MULFRAME
| RXMCS_MULFILTERED
;
1999 for (i
= 0, mclist
= netdev
->mc_list
;
2000 mclist
&& i
< netdev
->mc_count
;
2001 ++i
, mclist
= mclist
->next
) {
2003 bit_nr
= ether_crc(ETH_ALEN
, mclist
->dmi_addr
) & 0x3F;
2004 mc_hash
[bit_nr
>> 5] |= 1 << (bit_nr
& 0x1F);
2007 jwrite32(jme
, JME_RXMCHT_LO
, mc_hash
[0]);
2008 jwrite32(jme
, JME_RXMCHT_HI
, mc_hash
[1]);
2012 jwrite32(jme
, JME_RXMCS
, jme
->reg_rxmcs
);
2014 spin_unlock_bh(&jme
->rxmcs_lock
);
2018 jme_change_mtu(struct net_device
*netdev
, int new_mtu
)
2020 struct jme_adapter
*jme
= netdev_priv(netdev
);
2022 if (new_mtu
== jme
->old_mtu
)
2025 if (((new_mtu
+ ETH_HLEN
) > MAX_ETHERNET_JUMBO_PACKET_SIZE
) ||
2026 ((new_mtu
) < IPV6_MIN_MTU
))
2029 if (new_mtu
> 4000) {
2030 jme
->reg_rxcs
&= ~RXCS_FIFOTHNP
;
2031 jme
->reg_rxcs
|= RXCS_FIFOTHNP_64QW
;
2032 jme_restart_rx_engine(jme
);
2034 jme
->reg_rxcs
&= ~RXCS_FIFOTHNP
;
2035 jme
->reg_rxcs
|= RXCS_FIFOTHNP_128QW
;
2036 jme_restart_rx_engine(jme
);
2039 if (new_mtu
> 1900) {
2040 netdev
->features
&= ~(NETIF_F_HW_CSUM
|
2044 if (test_bit(JME_FLAG_TXCSUM
, &jme
->flags
))
2045 netdev
->features
|= NETIF_F_HW_CSUM
;
2046 if (test_bit(JME_FLAG_TSO
, &jme
->flags
))
2047 netdev
->features
|= NETIF_F_TSO
| NETIF_F_TSO6
;
2050 netdev
->mtu
= new_mtu
;
2051 jme_reset_link(jme
);
2057 jme_tx_timeout(struct net_device
*netdev
)
2059 struct jme_adapter
*jme
= netdev_priv(netdev
);
2062 jme_reset_phy_processor(jme
);
2063 if (test_bit(JME_FLAG_SSET
, &jme
->flags
))
2064 jme_set_settings(netdev
, &jme
->old_ecmd
);
2067 * Force to Reset the link again
2069 jme_reset_link(jme
);
2073 jme_vlan_rx_register(struct net_device
*netdev
, struct vlan_group
*grp
)
2075 struct jme_adapter
*jme
= netdev_priv(netdev
);
2081 jme_get_drvinfo(struct net_device
*netdev
,
2082 struct ethtool_drvinfo
*info
)
2084 struct jme_adapter
*jme
= netdev_priv(netdev
);
2086 strcpy(info
->driver
, DRV_NAME
);
2087 strcpy(info
->version
, DRV_VERSION
);
2088 strcpy(info
->bus_info
, pci_name(jme
->pdev
));
2092 jme_get_regs_len(struct net_device
*netdev
)
2098 mmapio_memcpy(struct jme_adapter
*jme
, u32
*p
, u32 reg
, int len
)
2102 for (i
= 0 ; i
< len
; i
+= 4)
2103 p
[i
>> 2] = jread32(jme
, reg
+ i
);
2107 mdio_memcpy(struct jme_adapter
*jme
, u32
*p
, int reg_nr
)
2110 u16
*p16
= (u16
*)p
;
2112 for (i
= 0 ; i
< reg_nr
; ++i
)
2113 p16
[i
] = jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, i
);
2117 jme_get_regs(struct net_device
*netdev
, struct ethtool_regs
*regs
, void *p
)
2119 struct jme_adapter
*jme
= netdev_priv(netdev
);
2120 u32
*p32
= (u32
*)p
;
2122 memset(p
, 0xFF, JME_REG_LEN
);
2125 mmapio_memcpy(jme
, p32
, JME_MAC
, JME_MAC_LEN
);
2128 mmapio_memcpy(jme
, p32
, JME_PHY
, JME_PHY_LEN
);
2131 mmapio_memcpy(jme
, p32
, JME_MISC
, JME_MISC_LEN
);
2134 mmapio_memcpy(jme
, p32
, JME_RSS
, JME_RSS_LEN
);
2137 mdio_memcpy(jme
, p32
, JME_PHY_REG_NR
);
2141 jme_get_coalesce(struct net_device
*netdev
, struct ethtool_coalesce
*ecmd
)
2143 struct jme_adapter
*jme
= netdev_priv(netdev
);
2145 ecmd
->tx_coalesce_usecs
= PCC_TX_TO
;
2146 ecmd
->tx_max_coalesced_frames
= PCC_TX_CNT
;
2148 if (test_bit(JME_FLAG_POLL
, &jme
->flags
)) {
2149 ecmd
->use_adaptive_rx_coalesce
= false;
2150 ecmd
->rx_coalesce_usecs
= 0;
2151 ecmd
->rx_max_coalesced_frames
= 0;
2155 ecmd
->use_adaptive_rx_coalesce
= true;
2157 switch (jme
->dpi
.cur
) {
2159 ecmd
->rx_coalesce_usecs
= PCC_P1_TO
;
2160 ecmd
->rx_max_coalesced_frames
= PCC_P1_CNT
;
2163 ecmd
->rx_coalesce_usecs
= PCC_P2_TO
;
2164 ecmd
->rx_max_coalesced_frames
= PCC_P2_CNT
;
2167 ecmd
->rx_coalesce_usecs
= PCC_P3_TO
;
2168 ecmd
->rx_max_coalesced_frames
= PCC_P3_CNT
;
2178 jme_set_coalesce(struct net_device
*netdev
, struct ethtool_coalesce
*ecmd
)
2180 struct jme_adapter
*jme
= netdev_priv(netdev
);
2181 struct dynpcc_info
*dpi
= &(jme
->dpi
);
2183 if (netif_running(netdev
))
2186 if (ecmd
->use_adaptive_rx_coalesce
2187 && test_bit(JME_FLAG_POLL
, &jme
->flags
)) {
2188 clear_bit(JME_FLAG_POLL
, &jme
->flags
);
2189 jme
->jme_rx
= netif_rx
;
2190 jme
->jme_vlan_rx
= vlan_hwaccel_rx
;
2192 dpi
->attempt
= PCC_P1
;
2194 jme_set_rx_pcc(jme
, PCC_P1
);
2195 jme_interrupt_mode(jme
);
2196 } else if (!(ecmd
->use_adaptive_rx_coalesce
)
2197 && !(test_bit(JME_FLAG_POLL
, &jme
->flags
))) {
2198 set_bit(JME_FLAG_POLL
, &jme
->flags
);
2199 jme
->jme_rx
= netif_receive_skb
;
2200 jme
->jme_vlan_rx
= vlan_hwaccel_receive_skb
;
2201 jme_interrupt_mode(jme
);
2208 jme_get_pauseparam(struct net_device
*netdev
,
2209 struct ethtool_pauseparam
*ecmd
)
2211 struct jme_adapter
*jme
= netdev_priv(netdev
);
2214 ecmd
->tx_pause
= (jme
->reg_txpfc
& TXPFC_PF_EN
) != 0;
2215 ecmd
->rx_pause
= (jme
->reg_rxmcs
& RXMCS_FLOWCTRL
) != 0;
2217 spin_lock_bh(&jme
->phy_lock
);
2218 val
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, MII_ADVERTISE
);
2219 spin_unlock_bh(&jme
->phy_lock
);
2222 (val
& (ADVERTISE_PAUSE_CAP
| ADVERTISE_PAUSE_ASYM
)) != 0;
2226 jme_set_pauseparam(struct net_device
*netdev
,
2227 struct ethtool_pauseparam
*ecmd
)
2229 struct jme_adapter
*jme
= netdev_priv(netdev
);
2232 if (((jme
->reg_txpfc
& TXPFC_PF_EN
) != 0) ^
2233 (ecmd
->tx_pause
!= 0)) {
2236 jme
->reg_txpfc
|= TXPFC_PF_EN
;
2238 jme
->reg_txpfc
&= ~TXPFC_PF_EN
;
2240 jwrite32(jme
, JME_TXPFC
, jme
->reg_txpfc
);
2243 spin_lock_bh(&jme
->rxmcs_lock
);
2244 if (((jme
->reg_rxmcs
& RXMCS_FLOWCTRL
) != 0) ^
2245 (ecmd
->rx_pause
!= 0)) {
2248 jme
->reg_rxmcs
|= RXMCS_FLOWCTRL
;
2250 jme
->reg_rxmcs
&= ~RXMCS_FLOWCTRL
;
2252 jwrite32(jme
, JME_RXMCS
, jme
->reg_rxmcs
);
2254 spin_unlock_bh(&jme
->rxmcs_lock
);
2256 spin_lock_bh(&jme
->phy_lock
);
2257 val
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, MII_ADVERTISE
);
2258 if (((val
& (ADVERTISE_PAUSE_CAP
| ADVERTISE_PAUSE_ASYM
)) != 0) ^
2259 (ecmd
->autoneg
!= 0)) {
2262 val
|= (ADVERTISE_PAUSE_CAP
| ADVERTISE_PAUSE_ASYM
);
2264 val
&= ~(ADVERTISE_PAUSE_CAP
| ADVERTISE_PAUSE_ASYM
);
2266 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
,
2267 MII_ADVERTISE
, val
);
2269 spin_unlock_bh(&jme
->phy_lock
);
2275 jme_get_wol(struct net_device
*netdev
,
2276 struct ethtool_wolinfo
*wol
)
2278 struct jme_adapter
*jme
= netdev_priv(netdev
);
2280 wol
->supported
= WAKE_MAGIC
| WAKE_PHY
;
2284 if (jme
->reg_pmcs
& (PMCS_LFEN
| PMCS_LREN
))
2285 wol
->wolopts
|= WAKE_PHY
;
2287 if (jme
->reg_pmcs
& PMCS_MFEN
)
2288 wol
->wolopts
|= WAKE_MAGIC
;
2293 jme_set_wol(struct net_device
*netdev
,
2294 struct ethtool_wolinfo
*wol
)
2296 struct jme_adapter
*jme
= netdev_priv(netdev
);
2298 if (wol
->wolopts
& (WAKE_MAGICSECURE
|
2307 if (wol
->wolopts
& WAKE_PHY
)
2308 jme
->reg_pmcs
|= PMCS_LFEN
| PMCS_LREN
;
2310 if (wol
->wolopts
& WAKE_MAGIC
)
2311 jme
->reg_pmcs
|= PMCS_MFEN
;
2313 jwrite32(jme
, JME_PMCS
, jme
->reg_pmcs
);
2319 jme_get_settings(struct net_device
*netdev
,
2320 struct ethtool_cmd
*ecmd
)
2322 struct jme_adapter
*jme
= netdev_priv(netdev
);
2325 spin_lock_bh(&jme
->phy_lock
);
2326 rc
= mii_ethtool_gset(&(jme
->mii_if
), ecmd
);
2327 spin_unlock_bh(&jme
->phy_lock
);
2332 jme_set_settings(struct net_device
*netdev
,
2333 struct ethtool_cmd
*ecmd
)
2335 struct jme_adapter
*jme
= netdev_priv(netdev
);
2338 if (ecmd
->speed
== SPEED_1000
&& ecmd
->autoneg
!= AUTONEG_ENABLE
)
2341 if (jme
->mii_if
.force_media
&&
2342 ecmd
->autoneg
!= AUTONEG_ENABLE
&&
2343 (jme
->mii_if
.full_duplex
!= ecmd
->duplex
))
2346 spin_lock_bh(&jme
->phy_lock
);
2347 rc
= mii_ethtool_sset(&(jme
->mii_if
), ecmd
);
2348 spin_unlock_bh(&jme
->phy_lock
);
2351 jme_reset_link(jme
);
2354 set_bit(JME_FLAG_SSET
, &jme
->flags
);
2355 jme
->old_ecmd
= *ecmd
;
2362 jme_get_link(struct net_device
*netdev
)
2364 struct jme_adapter
*jme
= netdev_priv(netdev
);
2365 return jread32(jme
, JME_PHY_LINK
) & PHY_LINK_UP
;
2369 jme_get_msglevel(struct net_device
*netdev
)
2371 struct jme_adapter
*jme
= netdev_priv(netdev
);
2372 return jme
->msg_enable
;
2376 jme_set_msglevel(struct net_device
*netdev
, u32 value
)
2378 struct jme_adapter
*jme
= netdev_priv(netdev
);
2379 jme
->msg_enable
= value
;
2383 jme_get_rx_csum(struct net_device
*netdev
)
2385 struct jme_adapter
*jme
= netdev_priv(netdev
);
2386 return jme
->reg_rxmcs
& RXMCS_CHECKSUM
;
2390 jme_set_rx_csum(struct net_device
*netdev
, u32 on
)
2392 struct jme_adapter
*jme
= netdev_priv(netdev
);
2394 spin_lock_bh(&jme
->rxmcs_lock
);
2396 jme
->reg_rxmcs
|= RXMCS_CHECKSUM
;
2398 jme
->reg_rxmcs
&= ~RXMCS_CHECKSUM
;
2399 jwrite32(jme
, JME_RXMCS
, jme
->reg_rxmcs
);
2400 spin_unlock_bh(&jme
->rxmcs_lock
);
2406 jme_set_tx_csum(struct net_device
*netdev
, u32 on
)
2408 struct jme_adapter
*jme
= netdev_priv(netdev
);
2411 set_bit(JME_FLAG_TXCSUM
, &jme
->flags
);
2412 if (netdev
->mtu
<= 1900)
2413 netdev
->features
|= NETIF_F_HW_CSUM
;
2415 clear_bit(JME_FLAG_TXCSUM
, &jme
->flags
);
2416 netdev
->features
&= ~NETIF_F_HW_CSUM
;
2423 jme_set_tso(struct net_device
*netdev
, u32 on
)
2425 struct jme_adapter
*jme
= netdev_priv(netdev
);
2428 set_bit(JME_FLAG_TSO
, &jme
->flags
);
2429 if (netdev
->mtu
<= 1900)
2430 netdev
->features
|= NETIF_F_TSO
| NETIF_F_TSO6
;
2432 clear_bit(JME_FLAG_TSO
, &jme
->flags
);
2433 netdev
->features
&= ~(NETIF_F_TSO
| NETIF_F_TSO6
);
2440 jme_nway_reset(struct net_device
*netdev
)
2442 struct jme_adapter
*jme
= netdev_priv(netdev
);
2443 jme_restart_an(jme
);
2448 jme_smb_read(struct jme_adapter
*jme
, unsigned int addr
)
2453 val
= jread32(jme
, JME_SMBCSR
);
2454 to
= JME_SMB_BUSY_TIMEOUT
;
2455 while ((val
& SMBCSR_BUSY
) && --to
) {
2457 val
= jread32(jme
, JME_SMBCSR
);
2460 msg_hw(jme
, "SMB Bus Busy.\n");
2464 jwrite32(jme
, JME_SMBINTF
,
2465 ((addr
<< SMBINTF_HWADDR_SHIFT
) & SMBINTF_HWADDR
) |
2466 SMBINTF_HWRWN_READ
|
2469 val
= jread32(jme
, JME_SMBINTF
);
2470 to
= JME_SMB_BUSY_TIMEOUT
;
2471 while ((val
& SMBINTF_HWCMD
) && --to
) {
2473 val
= jread32(jme
, JME_SMBINTF
);
2476 msg_hw(jme
, "SMB Bus Busy.\n");
2480 return (val
& SMBINTF_HWDATR
) >> SMBINTF_HWDATR_SHIFT
;
2484 jme_smb_write(struct jme_adapter
*jme
, unsigned int addr
, u8 data
)
2489 val
= jread32(jme
, JME_SMBCSR
);
2490 to
= JME_SMB_BUSY_TIMEOUT
;
2491 while ((val
& SMBCSR_BUSY
) && --to
) {
2493 val
= jread32(jme
, JME_SMBCSR
);
2496 msg_hw(jme
, "SMB Bus Busy.\n");
2500 jwrite32(jme
, JME_SMBINTF
,
2501 ((data
<< SMBINTF_HWDATW_SHIFT
) & SMBINTF_HWDATW
) |
2502 ((addr
<< SMBINTF_HWADDR_SHIFT
) & SMBINTF_HWADDR
) |
2503 SMBINTF_HWRWN_WRITE
|
2506 val
= jread32(jme
, JME_SMBINTF
);
2507 to
= JME_SMB_BUSY_TIMEOUT
;
2508 while ((val
& SMBINTF_HWCMD
) && --to
) {
2510 val
= jread32(jme
, JME_SMBINTF
);
2513 msg_hw(jme
, "SMB Bus Busy.\n");
2521 jme_get_eeprom_len(struct net_device
*netdev
)
2523 struct jme_adapter
*jme
= netdev_priv(netdev
);
2525 val
= jread32(jme
, JME_SMBCSR
);
2526 return (val
& SMBCSR_EEPROMD
) ? JME_SMB_LEN
: 0;
2530 jme_get_eeprom(struct net_device
*netdev
,
2531 struct ethtool_eeprom
*eeprom
, u8
*data
)
2533 struct jme_adapter
*jme
= netdev_priv(netdev
);
2534 int i
, offset
= eeprom
->offset
, len
= eeprom
->len
;
2537 * ethtool will check the boundary for us
2539 eeprom
->magic
= JME_EEPROM_MAGIC
;
2540 for (i
= 0 ; i
< len
; ++i
)
2541 data
[i
] = jme_smb_read(jme
, i
+ offset
);
2547 jme_set_eeprom(struct net_device
*netdev
,
2548 struct ethtool_eeprom
*eeprom
, u8
*data
)
2550 struct jme_adapter
*jme
= netdev_priv(netdev
);
2551 int i
, offset
= eeprom
->offset
, len
= eeprom
->len
;
2553 if (eeprom
->magic
!= JME_EEPROM_MAGIC
)
2557 * ethtool will check the boundary for us
2559 for (i
= 0 ; i
< len
; ++i
)
2560 jme_smb_write(jme
, i
+ offset
, data
[i
]);
2565 static const struct ethtool_ops jme_ethtool_ops
= {
2566 .get_drvinfo
= jme_get_drvinfo
,
2567 .get_regs_len
= jme_get_regs_len
,
2568 .get_regs
= jme_get_regs
,
2569 .get_coalesce
= jme_get_coalesce
,
2570 .set_coalesce
= jme_set_coalesce
,
2571 .get_pauseparam
= jme_get_pauseparam
,
2572 .set_pauseparam
= jme_set_pauseparam
,
2573 .get_wol
= jme_get_wol
,
2574 .set_wol
= jme_set_wol
,
2575 .get_settings
= jme_get_settings
,
2576 .set_settings
= jme_set_settings
,
2577 .get_link
= jme_get_link
,
2578 .get_msglevel
= jme_get_msglevel
,
2579 .set_msglevel
= jme_set_msglevel
,
2580 .get_rx_csum
= jme_get_rx_csum
,
2581 .set_rx_csum
= jme_set_rx_csum
,
2582 .set_tx_csum
= jme_set_tx_csum
,
2583 .set_tso
= jme_set_tso
,
2584 .set_sg
= ethtool_op_set_sg
,
2585 .nway_reset
= jme_nway_reset
,
2586 .get_eeprom_len
= jme_get_eeprom_len
,
2587 .get_eeprom
= jme_get_eeprom
,
2588 .set_eeprom
= jme_set_eeprom
,
2592 jme_pci_dma64(struct pci_dev
*pdev
)
2594 if (!pci_set_dma_mask(pdev
, DMA_32BIT_MASK
))
2595 if (!pci_set_consistent_dma_mask(pdev
, DMA_32BIT_MASK
))
2602 jme_phy_init(struct jme_adapter
*jme
)
2606 reg26
= jme_mdio_read(jme
->dev
, jme
->mii_if
.phy_id
, 26);
2607 jme_mdio_write(jme
->dev
, jme
->mii_if
.phy_id
, 26, reg26
| 0x1000);
2611 jme_check_hw_ver(struct jme_adapter
*jme
)
2615 chipmode
= jread32(jme
, JME_CHIPMODE
);
2617 jme
->fpgaver
= (chipmode
& CM_FPGAVER_MASK
) >> CM_FPGAVER_SHIFT
;
2618 jme
->chiprev
= (chipmode
& CM_CHIPREV_MASK
) >> CM_CHIPREV_SHIFT
;
2621 static const struct net_device_ops jme_netdev_ops
= {
2622 .ndo_open
= jme_open
,
2623 .ndo_stop
= jme_close
,
2624 .ndo_validate_addr
= eth_validate_addr
,
2625 .ndo_start_xmit
= jme_start_xmit
,
2626 .ndo_set_mac_address
= jme_set_macaddr
,
2627 .ndo_set_multicast_list
= jme_set_multi
,
2628 .ndo_change_mtu
= jme_change_mtu
,
2629 .ndo_tx_timeout
= jme_tx_timeout
,
2630 .ndo_vlan_rx_register
= jme_vlan_rx_register
,
2633 static int __devinit
2634 jme_init_one(struct pci_dev
*pdev
,
2635 const struct pci_device_id
*ent
)
2637 int rc
= 0, using_dac
, i
;
2638 struct net_device
*netdev
;
2639 struct jme_adapter
*jme
;
2644 * set up PCI device basics
2646 rc
= pci_enable_device(pdev
);
2648 jeprintk(pdev
, "Cannot enable PCI device.\n");
2652 using_dac
= jme_pci_dma64(pdev
);
2653 if (using_dac
< 0) {
2654 jeprintk(pdev
, "Cannot set PCI DMA Mask.\n");
2656 goto err_out_disable_pdev
;
2659 if (!(pci_resource_flags(pdev
, 0) & IORESOURCE_MEM
)) {
2660 jeprintk(pdev
, "No PCI resource region found.\n");
2662 goto err_out_disable_pdev
;
2665 rc
= pci_request_regions(pdev
, DRV_NAME
);
2667 jeprintk(pdev
, "Cannot obtain PCI resource region.\n");
2668 goto err_out_disable_pdev
;
2671 pci_set_master(pdev
);
2674 * alloc and init net device
2676 netdev
= alloc_etherdev(sizeof(*jme
));
2678 jeprintk(pdev
, "Cannot allocate netdev structure.\n");
2680 goto err_out_release_regions
;
2682 netdev
->netdev_ops
= &jme_netdev_ops
;
2683 netdev
->ethtool_ops
= &jme_ethtool_ops
;
2684 netdev
->watchdog_timeo
= TX_TIMEOUT
;
2685 netdev
->features
= NETIF_F_HW_CSUM
|
2689 NETIF_F_HW_VLAN_TX
|
2692 netdev
->features
|= NETIF_F_HIGHDMA
;
2694 SET_NETDEV_DEV(netdev
, &pdev
->dev
);
2695 pci_set_drvdata(pdev
, netdev
);
2700 jme
= netdev_priv(netdev
);
2703 jme
->jme_rx
= netif_rx
;
2704 jme
->jme_vlan_rx
= vlan_hwaccel_rx
;
2705 jme
->old_mtu
= netdev
->mtu
= 1500;
2707 jme
->tx_ring_size
= 1 << 10;
2708 jme
->tx_ring_mask
= jme
->tx_ring_size
- 1;
2709 jme
->tx_wake_threshold
= 1 << 9;
2710 jme
->rx_ring_size
= 1 << 9;
2711 jme
->rx_ring_mask
= jme
->rx_ring_size
- 1;
2712 jme
->msg_enable
= JME_DEF_MSG_ENABLE
;
2713 jme
->regs
= ioremap(pci_resource_start(pdev
, 0),
2714 pci_resource_len(pdev
, 0));
2716 jeprintk(pdev
, "Mapping PCI resource region error.\n");
2718 goto err_out_free_netdev
;
2720 jme
->shadow_regs
= pci_alloc_consistent(pdev
,
2721 sizeof(u32
) * SHADOW_REG_NR
,
2722 &(jme
->shadow_dma
));
2723 if (!(jme
->shadow_regs
)) {
2724 jeprintk(pdev
, "Allocating shadow register mapping error.\n");
2730 apmc
= jread32(jme
, JME_APMC
) & ~JME_APMC_PSEUDO_HP_EN
;
2731 jwrite32(jme
, JME_APMC
, apmc
);
2732 } else if (force_pseudohp
) {
2733 apmc
= jread32(jme
, JME_APMC
) | JME_APMC_PSEUDO_HP_EN
;
2734 jwrite32(jme
, JME_APMC
, apmc
);
2737 NETIF_NAPI_SET(netdev
, &jme
->napi
, jme_poll
, jme
->rx_ring_size
>> 2)
2739 spin_lock_init(&jme
->phy_lock
);
2740 spin_lock_init(&jme
->macaddr_lock
);
2741 spin_lock_init(&jme
->rxmcs_lock
);
2743 atomic_set(&jme
->link_changing
, 1);
2744 atomic_set(&jme
->rx_cleaning
, 1);
2745 atomic_set(&jme
->tx_cleaning
, 1);
2746 atomic_set(&jme
->rx_empty
, 1);
2748 tasklet_init(&jme
->pcc_task
,
2750 (unsigned long) jme
);
2751 tasklet_init(&jme
->linkch_task
,
2752 &jme_link_change_tasklet
,
2753 (unsigned long) jme
);
2754 tasklet_init(&jme
->txclean_task
,
2755 &jme_tx_clean_tasklet
,
2756 (unsigned long) jme
);
2757 tasklet_init(&jme
->rxclean_task
,
2758 &jme_rx_clean_tasklet
,
2759 (unsigned long) jme
);
2760 tasklet_init(&jme
->rxempty_task
,
2761 &jme_rx_empty_tasklet
,
2762 (unsigned long) jme
);
2763 tasklet_disable_nosync(&jme
->txclean_task
);
2764 tasklet_disable_nosync(&jme
->rxclean_task
);
2765 tasklet_disable_nosync(&jme
->rxempty_task
);
2766 jme
->dpi
.cur
= PCC_P1
;
2769 jme
->reg_rxcs
= RXCS_DEFAULT
;
2770 jme
->reg_rxmcs
= RXMCS_DEFAULT
;
2772 jme
->reg_pmcs
= PMCS_MFEN
;
2773 set_bit(JME_FLAG_TXCSUM
, &jme
->flags
);
2774 set_bit(JME_FLAG_TSO
, &jme
->flags
);
2777 * Get Max Read Req Size from PCI Config Space
2779 pci_read_config_byte(pdev
, PCI_DCSR_MRRS
, &jme
->mrrs
);
2780 jme
->mrrs
&= PCI_DCSR_MRRS_MASK
;
2781 switch (jme
->mrrs
) {
2783 jme
->reg_txcs
= TXCS_DEFAULT
| TXCS_DMASIZE_128B
;
2786 jme
->reg_txcs
= TXCS_DEFAULT
| TXCS_DMASIZE_256B
;
2789 jme
->reg_txcs
= TXCS_DEFAULT
| TXCS_DMASIZE_512B
;
2794 * Must check before reset_mac_processor
2796 jme_check_hw_ver(jme
);
2797 jme
->mii_if
.dev
= netdev
;
2799 jme
->mii_if
.phy_id
= 0;
2800 for (i
= 1 ; i
< 32 ; ++i
) {
2801 bmcr
= jme_mdio_read(netdev
, i
, MII_BMCR
);
2802 bmsr
= jme_mdio_read(netdev
, i
, MII_BMSR
);
2803 if (bmcr
!= 0xFFFFU
&& (bmcr
!= 0 || bmsr
!= 0)) {
2804 jme
->mii_if
.phy_id
= i
;
2809 if (!jme
->mii_if
.phy_id
) {
2811 jeprintk(pdev
, "Can not find phy_id.\n");
2812 goto err_out_free_shadow
;
2815 jme
->reg_ghc
|= GHC_LINK_POLL
;
2817 jme
->mii_if
.phy_id
= 1;
2819 if (pdev
->device
== PCI_DEVICE_ID_JMICRON_JMC250
)
2820 jme
->mii_if
.supports_gmii
= true;
2822 jme
->mii_if
.supports_gmii
= false;
2823 jme
->mii_if
.mdio_read
= jme_mdio_read
;
2824 jme
->mii_if
.mdio_write
= jme_mdio_write
;
2827 jme_set_phyfifoa(jme
);
2828 pci_read_config_byte(pdev
, PCI_REVISION_ID
, &jme
->rev
);
2834 * Reset MAC processor and reload EEPROM for MAC Address
2836 jme_reset_mac_processor(jme
);
2837 rc
= jme_reload_eeprom(jme
);
2840 "Reload eeprom for reading MAC Address error.\n");
2841 goto err_out_free_shadow
;
2843 jme_load_macaddr(netdev
);
2846 * Tell stack that we are not ready to work until open()
2848 netif_carrier_off(netdev
);
2849 netif_stop_queue(netdev
);
2854 rc
= register_netdev(netdev
);
2856 jeprintk(pdev
, "Cannot register net device.\n");
2857 goto err_out_free_shadow
;
2860 msg_probe(jme
, "JMC250 gigabit%s ver:%x rev:%x macaddr:%pM\n",
2861 (jme
->fpgaver
!= 0) ? " (FPGA)" : "",
2862 (jme
->fpgaver
!= 0) ? jme
->fpgaver
: jme
->chiprev
,
2863 jme
->rev
, netdev
->dev_addr
);
2867 err_out_free_shadow
:
2868 pci_free_consistent(pdev
,
2869 sizeof(u32
) * SHADOW_REG_NR
,
2874 err_out_free_netdev
:
2875 pci_set_drvdata(pdev
, NULL
);
2876 free_netdev(netdev
);
2877 err_out_release_regions
:
2878 pci_release_regions(pdev
);
2879 err_out_disable_pdev
:
2880 pci_disable_device(pdev
);
2885 static void __devexit
2886 jme_remove_one(struct pci_dev
*pdev
)
2888 struct net_device
*netdev
= pci_get_drvdata(pdev
);
2889 struct jme_adapter
*jme
= netdev_priv(netdev
);
2891 unregister_netdev(netdev
);
2892 pci_free_consistent(pdev
,
2893 sizeof(u32
) * SHADOW_REG_NR
,
2897 pci_set_drvdata(pdev
, NULL
);
2898 free_netdev(netdev
);
2899 pci_release_regions(pdev
);
2900 pci_disable_device(pdev
);
2906 jme_suspend(struct pci_dev
*pdev
, pm_message_t state
)
2908 struct net_device
*netdev
= pci_get_drvdata(pdev
);
2909 struct jme_adapter
*jme
= netdev_priv(netdev
);
2911 atomic_dec(&jme
->link_changing
);
2913 netif_device_detach(netdev
);
2914 netif_stop_queue(netdev
);
2917 tasklet_disable(&jme
->txclean_task
);
2918 tasklet_disable(&jme
->rxclean_task
);
2919 tasklet_disable(&jme
->rxempty_task
);
2921 jme_disable_shadow(jme
);
2923 if (netif_carrier_ok(netdev
)) {
2924 if (test_bit(JME_FLAG_POLL
, &jme
->flags
))
2925 jme_polling_mode(jme
);
2927 jme_stop_pcc_timer(jme
);
2928 jme_reset_ghc_speed(jme
);
2929 jme_disable_rx_engine(jme
);
2930 jme_disable_tx_engine(jme
);
2931 jme_reset_mac_processor(jme
);
2932 jme_free_rx_resources(jme
);
2933 jme_free_tx_resources(jme
);
2934 netif_carrier_off(netdev
);
2938 tasklet_enable(&jme
->txclean_task
);
2939 tasklet_hi_enable(&jme
->rxclean_task
);
2940 tasklet_hi_enable(&jme
->rxempty_task
);
2942 pci_save_state(pdev
);
2943 if (jme
->reg_pmcs
) {
2944 jme_set_100m_half(jme
);
2946 if (jme
->reg_pmcs
& (PMCS_LFEN
| PMCS_LREN
))
2949 jwrite32(jme
, JME_PMCS
, jme
->reg_pmcs
);
2951 pci_enable_wake(pdev
, PCI_D3cold
, true);
2955 pci_set_power_state(pdev
, PCI_D3cold
);
2961 jme_resume(struct pci_dev
*pdev
)
2963 struct net_device
*netdev
= pci_get_drvdata(pdev
);
2964 struct jme_adapter
*jme
= netdev_priv(netdev
);
2967 pci_restore_state(pdev
);
2969 if (test_bit(JME_FLAG_SSET
, &jme
->flags
))
2970 jme_set_settings(netdev
, &jme
->old_ecmd
);
2972 jme_reset_phy_processor(jme
);
2974 jme_enable_shadow(jme
);
2976 netif_device_attach(netdev
);
2978 atomic_inc(&jme
->link_changing
);
2980 jme_reset_link(jme
);
2986 static struct pci_device_id jme_pci_tbl
[] = {
2987 { PCI_VDEVICE(JMICRON
, PCI_DEVICE_ID_JMICRON_JMC250
) },
2988 { PCI_VDEVICE(JMICRON
, PCI_DEVICE_ID_JMICRON_JMC260
) },
2992 static struct pci_driver jme_driver
= {
2994 .id_table
= jme_pci_tbl
,
2995 .probe
= jme_init_one
,
2996 .remove
= __devexit_p(jme_remove_one
),
2998 .suspend
= jme_suspend
,
2999 .resume
= jme_resume
,
3000 #endif /* CONFIG_PM */
3004 jme_init_module(void)
3006 printk(KERN_INFO PFX
"JMicron JMC250 gigabit ethernet "
3007 "driver version %s\n", DRV_VERSION
);
3008 return pci_register_driver(&jme_driver
);
3012 jme_cleanup_module(void)
3014 pci_unregister_driver(&jme_driver
);
3017 module_init(jme_init_module
);
3018 module_exit(jme_cleanup_module
);
3020 MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3021 MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3022 MODULE_LICENSE("GPL");
3023 MODULE_VERSION(DRV_VERSION
);
3024 MODULE_DEVICE_TABLE(pci
, jme_pci_tbl
);