projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
pcmcia: dev_node removal (drivers with unregister_netdev check)
[deliverable/linux.git] / drivers / net / pcmcia / nmclan_cs.c
1 /* ----------------------------------------------------------------------------
2 Linux PCMCIA ethernet adapter driver for the New Media Ethernet LAN.
3 nmclan_cs.c,v 0.16 1995/07/01 06:42:17 rpao Exp rpao
4
5 The Ethernet LAN uses the Advanced Micro Devices (AMD) Am79C940 Media
6 Access Controller for Ethernet (MACE). It is essentially the Am2150
7 PCMCIA Ethernet card contained in the Am2150 Demo Kit.
8
9 Written by Roger C. Pao <rpao@paonet.org>
10 Copyright 1995 Roger C. Pao
11 Linux 2.5 cleanups Copyright Red Hat 2003
12
13 This software may be used and distributed according to the terms of
14 the GNU General Public License.
15
16 Ported to Linux 1.3.* network driver environment by
17 Matti Aarnio <mea@utu.fi>
18
19 References
20
21 Am2150 Technical Reference Manual, Revision 1.0, August 17, 1993
22 Am79C940 (MACE) Data Sheet, 1994
23 Am79C90 (C-LANCE) Data Sheet, 1994
24 Linux PCMCIA Programmer's Guide v1.17
25 /usr/src/linux/net/inet/dev.c, Linux kernel 1.2.8
26
27 Eric Mears, New Media Corporation
28 Tom Pollard, New Media Corporation
29 Dean Siasoyco, New Media Corporation
30 Ken Lesniak, Silicon Graphics, Inc. <lesniak@boston.sgi.com>
31 Donald Becker <becker@scyld.com>
32 David Hinds <dahinds@users.sourceforge.net>
33
34 The Linux client driver is based on the 3c589_cs.c client driver by
35 David Hinds.
36
37 The Linux network driver outline is based on the 3c589_cs.c driver,
38 the 8390.c driver, and the example skeleton.c kernel code, which are
39 by Donald Becker.
40
41 The Am2150 network driver hardware interface code is based on the
42 OS/9000 driver for the New Media Ethernet LAN by Eric Mears.
43
44 Special thanks for testing and help in debugging this driver goes
45 to Ken Lesniak.
46
47 -------------------------------------------------------------------------------
48 Driver Notes and Issues
49 -------------------------------------------------------------------------------
50
51 1. Developed on a Dell 320SLi
52 PCMCIA Card Services 2.6.2
53 Linux dell 1.2.10 #1 Thu Jun 29 20:23:41 PDT 1995 i386
54
55 2. rc.pcmcia may require loading pcmcia_core with io_speed=300:
56 'insmod pcmcia_core.o io_speed=300'.
57 This will avoid problems with fast systems which causes rx_framecnt
58 to return random values.
59
60 3. If hot extraction does not work for you, use 'ifconfig eth0 down'
61 before extraction.
62
63 4. There is a bad slow-down problem in this driver.
64
65 5. Future: Multicast processing. In the meantime, do _not_ compile your
66 kernel with multicast ip enabled.
67
68 -------------------------------------------------------------------------------
69 History
70 -------------------------------------------------------------------------------
71 Log: nmclan_cs.c,v
72 * 2.5.75-ac1 2003/07/11 Alan Cox <alan@lxorguk.ukuu.org.uk>
73 * Fixed hang on card eject as we probe it
74 * Cleaned up to use new style locking.
75 *
76 * Revision 0.16 1995/07/01 06:42:17 rpao
77 * Bug fix: nmclan_reset() called CardServices incorrectly.
78 *
79 * Revision 0.15 1995/05/24 08:09:47 rpao
80 * Re-implement MULTI_TX dev->tbusy handling.
81 *
82 * Revision 0.14 1995/05/23 03:19:30 rpao
83 * Added, in nmclan_config(), "tuple.Attributes = 0;".
84 * Modified MACE ID check to ignore chip revision level.
85 * Avoid tx_free_frames race condition between _start_xmit and _interrupt.
86 *
87 * Revision 0.13 1995/05/18 05:56:34 rpao
88 * Statistics changes.
89 * Bug fix: nmclan_reset did not enable TX and RX: call restore_multicast_list.
90 * Bug fix: mace_interrupt checks ~MACE_IMR_DEFAULT. Fixes driver lockup.
91 *
92 * Revision 0.12 1995/05/14 00:12:23 rpao
93 * Statistics overhaul.
94 *
95
96 95/05/13 rpao V0.10a
97 Bug fix: MACE statistics counters used wrong I/O ports.
98 Bug fix: mace_interrupt() needed to allow statistics to be
99 processed without RX or TX interrupts pending.
100 95/05/11 rpao V0.10
101 Multiple transmit request processing.
102 Modified statistics to use MACE counters where possible.
103 95/05/10 rpao V0.09 Bug fix: Must use IO_DATA_PATH_WIDTH_AUTO.
104 *Released
105 95/05/10 rpao V0.08
106 Bug fix: Make all non-exported functions private by using
107 static keyword.
108 Bug fix: Test IntrCnt _before_ reading MACE_IR.
109 95/05/10 rpao V0.07 Statistics.
110 95/05/09 rpao V0.06 Fix rx_framecnt problem by addition of PCIC wait states.
111
112 ---------------------------------------------------------------------------- */
113
114 #define DRV_NAME "nmclan_cs"
115 #define DRV_VERSION "0.16"
116
117
118 /* ----------------------------------------------------------------------------
119 Conditional Compilation Options
120 ---------------------------------------------------------------------------- */
121
122 #define MULTI_TX 0
123 #define RESET_ON_TIMEOUT 1
124 #define TX_INTERRUPTABLE 1
125 #define RESET_XILINX 0
126
127 /* ----------------------------------------------------------------------------
128 Include Files
129 ---------------------------------------------------------------------------- */
130
131 #include <linux/module.h>
132 #include <linux/kernel.h>
133 #include <linux/init.h>
134 #include <linux/ptrace.h>
135 #include <linux/slab.h>
136 #include <linux/string.h>
137 #include <linux/timer.h>
138 #include <linux/interrupt.h>
139 #include <linux/in.h>
140 #include <linux/delay.h>
141 #include <linux/ethtool.h>
142 #include <linux/netdevice.h>
143 #include <linux/etherdevice.h>
144 #include <linux/skbuff.h>
145 #include <linux/if_arp.h>
146 #include <linux/ioport.h>
147 #include <linux/bitops.h>
148
149 #include <pcmcia/cs_types.h>
150 #include <pcmcia/cs.h>
151 #include <pcmcia/cisreg.h>
152 #include <pcmcia/cistpl.h>
153 #include <pcmcia/ds.h>
154
155 #include <asm/uaccess.h>
156 #include <asm/io.h>
157 #include <asm/system.h>
158
159 /* ----------------------------------------------------------------------------
160 Defines
161 ---------------------------------------------------------------------------- */
162
163 #define ETHER_ADDR_LEN ETH_ALEN
164 /* 6 bytes in an Ethernet Address */
165 #define MACE_LADRF_LEN 8
166 /* 8 bytes in Logical Address Filter */
167
168 /* Loop Control Defines */
169 #define MACE_MAX_IR_ITERATIONS 10
170 #define MACE_MAX_RX_ITERATIONS 12
171 /*
172 TBD: Dean brought this up, and I assumed the hardware would
173 handle it:
174
175 If MACE_MAX_RX_ITERATIONS is > 1, rx_framecnt may still be
176 non-zero when the isr exits. We may not get another interrupt
177 to process the remaining packets for some time.
178 */
179
180 /*
181 The Am2150 has a Xilinx XC3042 field programmable gate array (FPGA)
182 which manages the interface between the MACE and the PCMCIA bus. It
183 also includes buffer management for the 32K x 8 SRAM to control up to
184 four transmit and 12 receive frames at a time.
185 */
186 #define AM2150_MAX_TX_FRAMES 4
187 #define AM2150_MAX_RX_FRAMES 12
188
189 /* Am2150 Ethernet Card I/O Mapping */
190 #define AM2150_RCV 0x00
191 #define AM2150_XMT 0x04
192 #define AM2150_XMT_SKIP 0x09
193 #define AM2150_RCV_NEXT 0x0A
194 #define AM2150_RCV_FRAME_COUNT 0x0B
195 #define AM2150_MACE_BANK 0x0C
196 #define AM2150_MACE_BASE 0x10
197
198 /* MACE Registers */
199 #define MACE_RCVFIFO 0
200 #define MACE_XMTFIFO 1
201 #define MACE_XMTFC 2
202 #define MACE_XMTFS 3
203 #define MACE_XMTRC 4
204 #define MACE_RCVFC 5
205 #define MACE_RCVFS 6
206 #define MACE_FIFOFC 7
207 #define MACE_IR 8
208 #define MACE_IMR 9
209 #define MACE_PR 10
210 #define MACE_BIUCC 11
211 #define MACE_FIFOCC 12
212 #define MACE_MACCC 13
213 #define MACE_PLSCC 14
214 #define MACE_PHYCC 15
215 #define MACE_CHIPIDL 16
216 #define MACE_CHIPIDH 17
217 #define MACE_IAC 18
218 /* Reserved */
219 #define MACE_LADRF 20
220 #define MACE_PADR 21
221 /* Reserved */
222 /* Reserved */
223 #define MACE_MPC 24
224 /* Reserved */
225 #define MACE_RNTPC 26
226 #define MACE_RCVCC 27
227 /* Reserved */
228 #define MACE_UTR 29
229 #define MACE_RTR1 30
230 #define MACE_RTR2 31
231
232 /* MACE Bit Masks */
233 #define MACE_XMTRC_EXDEF 0x80
234 #define MACE_XMTRC_XMTRC 0x0F
235
236 #define MACE_XMTFS_XMTSV 0x80
237 #define MACE_XMTFS_UFLO 0x40
238 #define MACE_XMTFS_LCOL 0x20
239 #define MACE_XMTFS_MORE 0x10
240 #define MACE_XMTFS_ONE 0x08
241 #define MACE_XMTFS_DEFER 0x04
242 #define MACE_XMTFS_LCAR 0x02
243 #define MACE_XMTFS_RTRY 0x01
244
245 #define MACE_RCVFS_RCVSTS 0xF000
246 #define MACE_RCVFS_OFLO 0x8000
247 #define MACE_RCVFS_CLSN 0x4000
248 #define MACE_RCVFS_FRAM 0x2000
249 #define MACE_RCVFS_FCS 0x1000
250
251 #define MACE_FIFOFC_RCVFC 0xF0
252 #define MACE_FIFOFC_XMTFC 0x0F
253
254 #define MACE_IR_JAB 0x80
255 #define MACE_IR_BABL 0x40
256 #define MACE_IR_CERR 0x20
257 #define MACE_IR_RCVCCO 0x10
258 #define MACE_IR_RNTPCO 0x08
259 #define MACE_IR_MPCO 0x04
260 #define MACE_IR_RCVINT 0x02
261 #define MACE_IR_XMTINT 0x01
262
263 #define MACE_MACCC_PROM 0x80
264 #define MACE_MACCC_DXMT2PD 0x40
265 #define MACE_MACCC_EMBA 0x20
266 #define MACE_MACCC_RESERVED 0x10
267 #define MACE_MACCC_DRCVPA 0x08
268 #define MACE_MACCC_DRCVBC 0x04
269 #define MACE_MACCC_ENXMT 0x02
270 #define MACE_MACCC_ENRCV 0x01
271
272 #define MACE_PHYCC_LNKFL 0x80
273 #define MACE_PHYCC_DLNKTST 0x40
274 #define MACE_PHYCC_REVPOL 0x20
275 #define MACE_PHYCC_DAPC 0x10
276 #define MACE_PHYCC_LRT 0x08
277 #define MACE_PHYCC_ASEL 0x04
278 #define MACE_PHYCC_RWAKE 0x02
279 #define MACE_PHYCC_AWAKE 0x01
280
281 #define MACE_IAC_ADDRCHG 0x80
282 #define MACE_IAC_PHYADDR 0x04
283 #define MACE_IAC_LOGADDR 0x02
284
285 #define MACE_UTR_RTRE 0x80
286 #define MACE_UTR_RTRD 0x40
287 #define MACE_UTR_RPA 0x20
288 #define MACE_UTR_FCOLL 0x10
289 #define MACE_UTR_RCVFCSE 0x08
290 #define MACE_UTR_LOOP_INCL_MENDEC 0x06
291 #define MACE_UTR_LOOP_NO_MENDEC 0x04
292 #define MACE_UTR_LOOP_EXTERNAL 0x02
293 #define MACE_UTR_LOOP_NONE 0x00
294 #define MACE_UTR_RESERVED 0x01
295
296 /* Switch MACE register bank (only 0 and 1 are valid) */
297 #define MACEBANK(win_num) outb((win_num), ioaddr + AM2150_MACE_BANK)
298
299 #define MACE_IMR_DEFAULT \
300 (0xFF - \
301 ( \
302 MACE_IR_CERR | \
303 MACE_IR_RCVCCO | \
304 MACE_IR_RNTPCO | \
305 MACE_IR_MPCO | \
306 MACE_IR_RCVINT | \
307 MACE_IR_XMTINT \
308 ) \
309 )
310 #undef MACE_IMR_DEFAULT
311 #define MACE_IMR_DEFAULT 0x00 /* New statistics handling: grab everything */
312
313 #define TX_TIMEOUT ((400*HZ)/1000)
314
315 /* ----------------------------------------------------------------------------
316 Type Definitions
317 ---------------------------------------------------------------------------- */
318
319 typedef struct _mace_statistics {
320 /* MACE_XMTFS */
321 int xmtsv;
322 int uflo;
323 int lcol;
324 int more;
325 int one;
326 int defer;
327 int lcar;
328 int rtry;
329
330 /* MACE_XMTRC */
331 int exdef;
332 int xmtrc;
333
334 /* RFS1--Receive Status (RCVSTS) */
335 int oflo;
336 int clsn;
337 int fram;
338 int fcs;
339
340 /* RFS2--Runt Packet Count (RNTPC) */
341 int rfs_rntpc;
342
343 /* RFS3--Receive Collision Count (RCVCC) */
344 int rfs_rcvcc;
345
346 /* MACE_IR */
347 int jab;
348 int babl;
349 int cerr;
350 int rcvcco;
351 int rntpco;
352 int mpco;
353
354 /* MACE_MPC */
355 int mpc;
356
357 /* MACE_RNTPC */
358 int rntpc;
359
360 /* MACE_RCVCC */
361 int rcvcc;
362 } mace_statistics;
363
364 typedef struct _mace_private {
365 struct pcmcia_device *p_dev;
366 struct net_device_stats linux_stats; /* Linux statistics counters */
367 mace_statistics mace_stats; /* MACE chip statistics counters */
368
369 /* restore_multicast_list() state variables */
370 int multicast_ladrf[MACE_LADRF_LEN]; /* Logical address filter */
371 int multicast_num_addrs;
372
373 char tx_free_frames; /* Number of free transmit frame buffers */
374 char tx_irq_disabled; /* MACE TX interrupt disabled */
375
376 spinlock_t bank_lock; /* Must be held if you step off bank 0 */
377 } mace_private;
378
379 /* ----------------------------------------------------------------------------
380 Private Global Variables
381 ---------------------------------------------------------------------------- */
382
383 static const char *if_names[]={
384 "Auto", "10baseT", "BNC",
385 };
386
387 /* ----------------------------------------------------------------------------
388 Parameters
389 These are the parameters that can be set during loading with
390 'insmod'.
391 ---------------------------------------------------------------------------- */
392
393 MODULE_DESCRIPTION("New Media PCMCIA ethernet driver");
394 MODULE_LICENSE("GPL");
395
396 #define INT_MODULE_PARM(n, v) static int n = v; module_param(n, int, 0)
397
398 /* 0=auto, 1=10baseT, 2 = 10base2, default=auto */
399 INT_MODULE_PARM(if_port, 0);
400
401
402 /* ----------------------------------------------------------------------------
403 Function Prototypes
404 ---------------------------------------------------------------------------- */
405
406 static int nmclan_config(struct pcmcia_device *link);
407 static void nmclan_release(struct pcmcia_device *link);
408
409 static void nmclan_reset(struct net_device *dev);
410 static int mace_config(struct net_device *dev, struct ifmap *map);
411 static int mace_open(struct net_device *dev);
412 static int mace_close(struct net_device *dev);
413 static netdev_tx_t mace_start_xmit(struct sk_buff *skb,
414 struct net_device *dev);
415 static void mace_tx_timeout(struct net_device *dev);
416 static irqreturn_t mace_interrupt(int irq, void *dev_id);
417 static struct net_device_stats *mace_get_stats(struct net_device *dev);
418 static int mace_rx(struct net_device *dev, unsigned char RxCnt);
419 static void restore_multicast_list(struct net_device *dev);
420 static void set_multicast_list(struct net_device *dev);
421 static const struct ethtool_ops netdev_ethtool_ops;
422
423
424 static void nmclan_detach(struct pcmcia_device *p_dev);
425
426 static const struct net_device_ops mace_netdev_ops = {
427 .ndo_open = mace_open,
428 .ndo_stop = mace_close,
429 .ndo_start_xmit = mace_start_xmit,
430 .ndo_tx_timeout = mace_tx_timeout,
431 .ndo_set_config = mace_config,
432 .ndo_get_stats = mace_get_stats,
433 .ndo_set_multicast_list = set_multicast_list,
434 .ndo_change_mtu = eth_change_mtu,
435 .ndo_set_mac_address = eth_mac_addr,
436 .ndo_validate_addr = eth_validate_addr,
437 };
438
439 /* ----------------------------------------------------------------------------
440 nmclan_attach
441 Creates an "instance" of the driver, allocating local data
442 structures for one device. The device is registered with Card
443 Services.
444 ---------------------------------------------------------------------------- */
445
446 static int nmclan_probe(struct pcmcia_device *link)
447 {
448 mace_private *lp;
449 struct net_device *dev;
450
451 dev_dbg(&link->dev, "nmclan_attach()\n");
452
453 /* Create new ethernet device */
454 dev = alloc_etherdev(sizeof(mace_private));
455 if (!dev)
456 return -ENOMEM;
457 lp = netdev_priv(dev);
458 lp->p_dev = link;
459 link->priv = dev;
460
461 spin_lock_init(&lp->bank_lock);
462 link->io.NumPorts1 = 32;
463 link->io.Attributes1 = IO_DATA_PATH_WIDTH_AUTO;
464 link->io.IOAddrLines = 5;
465 link->conf.Attributes = CONF_ENABLE_IRQ;
466 link->conf.IntType = INT_MEMORY_AND_IO;
467 link->conf.ConfigIndex = 1;
468 link->conf.Present = PRESENT_OPTION;
469
470 lp->tx_free_frames=AM2150_MAX_TX_FRAMES;
471
472 dev->netdev_ops = &mace_netdev_ops;
473 SET_ETHTOOL_OPS(dev, &netdev_ethtool_ops);
474 dev->watchdog_timeo = TX_TIMEOUT;
475
476 return nmclan_config(link);
477 } /* nmclan_attach */
478
479 /* ----------------------------------------------------------------------------
480 nmclan_detach
481 This deletes a driver "instance". The device is de-registered
482 with Card Services. If it has been released, all local data
483 structures are freed. Otherwise, the structures will be freed
484 when the device is released.
485 ---------------------------------------------------------------------------- */
486
487 static void nmclan_detach(struct pcmcia_device *link)
488 {
489 struct net_device *dev = link->priv;
490
491 dev_dbg(&link->dev, "nmclan_detach\n");
492
493 unregister_netdev(dev);
494
495 nmclan_release(link);
496
497 free_netdev(dev);
498 } /* nmclan_detach */
499
500 /* ----------------------------------------------------------------------------
501 mace_read
502 Reads a MACE register. This is bank independent; however, the
503 caller must ensure that this call is not interruptable. We are
504 assuming that during normal operation, the MACE is always in
505 bank 0.
506 ---------------------------------------------------------------------------- */
507 static int mace_read(mace_private *lp, unsigned int ioaddr, int reg)
508 {
509 int data = 0xFF;
510 unsigned long flags;
511
512 switch (reg >> 4) {
513 case 0: /* register 0-15 */
514 data = inb(ioaddr + AM2150_MACE_BASE + reg);
515 break;
516 case 1: /* register 16-31 */
517 spin_lock_irqsave(&lp->bank_lock, flags);
518 MACEBANK(1);
519 data = inb(ioaddr + AM2150_MACE_BASE + (reg & 0x0F));
520 MACEBANK(0);
521 spin_unlock_irqrestore(&lp->bank_lock, flags);
522 break;
523 }
524 return (data & 0xFF);
525 } /* mace_read */
526
527 /* ----------------------------------------------------------------------------
528 mace_write
529 Writes to a MACE register. This is bank independent; however,
530 the caller must ensure that this call is not interruptable. We
531 are assuming that during normal operation, the MACE is always in
532 bank 0.
533 ---------------------------------------------------------------------------- */
534 static void mace_write(mace_private *lp, unsigned int ioaddr, int reg,
535 int data)
536 {
537 unsigned long flags;
538
539 switch (reg >> 4) {
540 case 0: /* register 0-15 */
541 outb(data & 0xFF, ioaddr + AM2150_MACE_BASE + reg);
542 break;
543 case 1: /* register 16-31 */
544 spin_lock_irqsave(&lp->bank_lock, flags);
545 MACEBANK(1);
546 outb(data & 0xFF, ioaddr + AM2150_MACE_BASE + (reg & 0x0F));
547 MACEBANK(0);
548 spin_unlock_irqrestore(&lp->bank_lock, flags);
549 break;
550 }
551 } /* mace_write */
552
553 /* ----------------------------------------------------------------------------
554 mace_init
555 Resets the MACE chip.
556 ---------------------------------------------------------------------------- */
557 static int mace_init(mace_private *lp, unsigned int ioaddr, char *enet_addr)
558 {
559 int i;
560 int ct = 0;
561
562 /* MACE Software reset */
563 mace_write(lp, ioaddr, MACE_BIUCC, 1);
564 while (mace_read(lp, ioaddr, MACE_BIUCC) & 0x01) {
565 /* Wait for reset bit to be cleared automatically after <= 200ns */;
566 if(++ct > 500)
567 {
568 printk(KERN_ERR "mace: reset failed, card removed ?\n");
569 return -1;
570 }
571 udelay(1);
572 }
573 mace_write(lp, ioaddr, MACE_BIUCC, 0);
574
575 /* The Am2150 requires that the MACE FIFOs operate in burst mode. */
576 mace_write(lp, ioaddr, MACE_FIFOCC, 0x0F);
577
578 mace_write(lp,ioaddr, MACE_RCVFC, 0); /* Disable Auto Strip Receive */
579 mace_write(lp, ioaddr, MACE_IMR, 0xFF); /* Disable all interrupts until _open */
580
581 /*
582 * Bit 2-1 PORTSEL[1-0] Port Select.
583 * 00 AUI/10Base-2
584 * 01 10Base-T
585 * 10 DAI Port (reserved in Am2150)
586 * 11 GPSI
587 * For this card, only the first two are valid.
588 * So, PLSCC should be set to
589 * 0x00 for 10Base-2
590 * 0x02 for 10Base-T
591 * Or just set ASEL in PHYCC below!
592 */
593 switch (if_port) {
594 case 1:
595 mace_write(lp, ioaddr, MACE_PLSCC, 0x02);
596 break;
597 case 2:
598 mace_write(lp, ioaddr, MACE_PLSCC, 0x00);
599 break;
600 default:
601 mace_write(lp, ioaddr, MACE_PHYCC, /* ASEL */ 4);
602 /* ASEL Auto Select. When set, the PORTSEL[1-0] bits are overridden,
603 and the MACE device will automatically select the operating media
604 interface port. */
605 break;
606 }
607
608 mace_write(lp, ioaddr, MACE_IAC, MACE_IAC_ADDRCHG | MACE_IAC_PHYADDR);
609 /* Poll ADDRCHG bit */
610 ct = 0;
611 while (mace_read(lp, ioaddr, MACE_IAC) & MACE_IAC_ADDRCHG)
612 {
613 if(++ ct > 500)
614 {
615 printk(KERN_ERR "mace: ADDRCHG timeout, card removed ?\n");
616 return -1;
617 }
618 }
619 /* Set PADR register */
620 for (i = 0; i < ETHER_ADDR_LEN; i++)
621 mace_write(lp, ioaddr, MACE_PADR, enet_addr[i]);
622
623 /* MAC Configuration Control Register should be written last */
624 /* Let set_multicast_list set this. */
625 /* mace_write(lp, ioaddr, MACE_MACCC, MACE_MACCC_ENXMT | MACE_MACCC_ENRCV); */
626 mace_write(lp, ioaddr, MACE_MACCC, 0x00);
627 return 0;
628 } /* mace_init */
629
630 /* ----------------------------------------------------------------------------
631 nmclan_config
632 This routine is scheduled to run after a CARD_INSERTION event
633 is received, to configure the PCMCIA socket, and to make the
634 ethernet device available to the system.
635 ---------------------------------------------------------------------------- */
636
637 static int nmclan_config(struct pcmcia_device *link)
638 {
639 struct net_device *dev = link->priv;
640 mace_private *lp = netdev_priv(dev);
641 u8 *buf;
642 size_t len;
643 int i, ret;
644 unsigned int ioaddr;
645
646 dev_dbg(&link->dev, "nmclan_config\n");
647
648 ret = pcmcia_request_io(link, &link->io);
649 if (ret)
650 goto failed;
651 ret = pcmcia_request_exclusive_irq(link, mace_interrupt);
652 if (ret)
653 goto failed;
654 ret = pcmcia_request_configuration(link, &link->conf);
655 if (ret)
656 goto failed;
657
658 dev->irq = link->irq;
659 dev->base_addr = link->io.BasePort1;
660
661 ioaddr = dev->base_addr;
662
663 /* Read the ethernet address from the CIS. */
664 len = pcmcia_get_tuple(link, 0x80, &buf);
665 if (!buf || len < ETHER_ADDR_LEN) {
666 kfree(buf);
667 goto failed;
668 }
669 memcpy(dev->dev_addr, buf, ETHER_ADDR_LEN);
670 kfree(buf);
671
672 /* Verify configuration by reading the MACE ID. */
673 {
674 char sig[2];
675
676 sig[0] = mace_read(lp, ioaddr, MACE_CHIPIDL);
677 sig[1] = mace_read(lp, ioaddr, MACE_CHIPIDH);
678 if ((sig[0] == 0x40) && ((sig[1] & 0x0F) == 0x09)) {
679 dev_dbg(&link->dev, "nmclan_cs configured: mace id=%x %x\n",
680 sig[0], sig[1]);
681 } else {
682 printk(KERN_NOTICE "nmclan_cs: mace id not found: %x %x should"
683 " be 0x40 0x?9\n", sig[0], sig[1]);
684 return -ENODEV;
685 }
686 }
687
688 if(mace_init(lp, ioaddr, dev->dev_addr) == -1)
689 goto failed;
690
691 /* The if_port symbol can be set when the module is loaded */
692 if (if_port <= 2)
693 dev->if_port = if_port;
694 else
695 printk(KERN_NOTICE "nmclan_cs: invalid if_port requested\n");
696
697 SET_NETDEV_DEV(dev, &link->dev);
698
699 i = register_netdev(dev);
700 if (i != 0) {
701 printk(KERN_NOTICE "nmclan_cs: register_netdev() failed\n");
702 goto failed;
703 }
704
705 printk(KERN_INFO "%s: nmclan: port %#3lx, irq %d, %s port,"
706 " hw_addr %pM\n",
707 dev->name, dev->base_addr, dev->irq, if_names[dev->if_port],
708 dev->dev_addr);
709 return 0;
710
711 failed:
712 nmclan_release(link);
713 return -ENODEV;
714 } /* nmclan_config */
715
716 /* ----------------------------------------------------------------------------
717 nmclan_release
718 After a card is removed, nmclan_release() will unregister the
719 net device, and release the PCMCIA configuration. If the device
720 is still open, this will be postponed until it is closed.
721 ---------------------------------------------------------------------------- */
722 static void nmclan_release(struct pcmcia_device *link)
723 {
724 dev_dbg(&link->dev, "nmclan_release\n");
725 pcmcia_disable_device(link);
726 }
727
728 static int nmclan_suspend(struct pcmcia_device *link)
729 {
730 struct net_device *dev = link->priv;
731
732 if (link->open)
733 netif_device_detach(dev);
734
735 return 0;
736 }
737
738 static int nmclan_resume(struct pcmcia_device *link)
739 {
740 struct net_device *dev = link->priv;
741
742 if (link->open) {
743 nmclan_reset(dev);
744 netif_device_attach(dev);
745 }
746
747 return 0;
748 }
749
750
751 /* ----------------------------------------------------------------------------
752 nmclan_reset
753 Reset and restore all of the Xilinx and MACE registers.
754 ---------------------------------------------------------------------------- */
755 static void nmclan_reset(struct net_device *dev)
756 {
757 mace_private *lp = netdev_priv(dev);
758
759 #if RESET_XILINX
760 struct pcmcia_device *link = &lp->link;
761 conf_reg_t reg;
762 u_long OrigCorValue;
763
764 /* Save original COR value */
765 reg.Function = 0;
766 reg.Action = CS_READ;
767 reg.Offset = CISREG_COR;
768 reg.Value = 0;
769 pcmcia_access_configuration_register(link, &reg);
770 OrigCorValue = reg.Value;
771
772 /* Reset Xilinx */
773 reg.Action = CS_WRITE;
774 reg.Offset = CISREG_COR;
775 dev_dbg(&link->dev, "nmclan_reset: OrigCorValue=0x%lX, resetting...\n",
776 OrigCorValue);
777 reg.Value = COR_SOFT_RESET;
778 pcmcia_access_configuration_register(link, &reg);
779 /* Need to wait for 20 ms for PCMCIA to finish reset. */
780
781 /* Restore original COR configuration index */
782 reg.Value = COR_LEVEL_REQ | (OrigCorValue & COR_CONFIG_MASK);
783 pcmcia_access_configuration_register(link, &reg);
784 /* Xilinx is now completely reset along with the MACE chip. */
785 lp->tx_free_frames=AM2150_MAX_TX_FRAMES;
786
787 #endif /* #if RESET_XILINX */
788
789 /* Xilinx is now completely reset along with the MACE chip. */
790 lp->tx_free_frames=AM2150_MAX_TX_FRAMES;
791
792 /* Reinitialize the MACE chip for operation. */
793 mace_init(lp, dev->base_addr, dev->dev_addr);
794 mace_write(lp, dev->base_addr, MACE_IMR, MACE_IMR_DEFAULT);
795
796 /* Restore the multicast list and enable TX and RX. */
797 restore_multicast_list(dev);
798 } /* nmclan_reset */
799
800 /* ----------------------------------------------------------------------------
801 mace_config
802 [Someone tell me what this is supposed to do? Is if_port a defined
803 standard? If so, there should be defines to indicate 1=10Base-T,
804 2=10Base-2, etc. including limited automatic detection.]
805 ---------------------------------------------------------------------------- */
806 static int mace_config(struct net_device *dev, struct ifmap *map)
807 {
808 if ((map->port != (u_char)(-1)) && (map->port != dev->if_port)) {
809 if (map->port <= 2) {
810 dev->if_port = map->port;
811 printk(KERN_INFO "%s: switched to %s port\n", dev->name,
812 if_names[dev->if_port]);
813 } else
814 return -EINVAL;
815 }
816 return 0;
817 } /* mace_config */
818
819 /* ----------------------------------------------------------------------------
820 mace_open
821 Open device driver.
822 ---------------------------------------------------------------------------- */
823 static int mace_open(struct net_device *dev)
824 {
825 unsigned int ioaddr = dev->base_addr;
826 mace_private *lp = netdev_priv(dev);
827 struct pcmcia_device *link = lp->p_dev;
828
829 if (!pcmcia_dev_present(link))
830 return -ENODEV;
831
832 link->open++;
833
834 MACEBANK(0);
835
836 netif_start_queue(dev);
837 nmclan_reset(dev);
838
839 return 0; /* Always succeed */
840 } /* mace_open */
841
842 /* ----------------------------------------------------------------------------
843 mace_close
844 Closes device driver.
845 ---------------------------------------------------------------------------- */
846 static int mace_close(struct net_device *dev)
847 {
848 unsigned int ioaddr = dev->base_addr;
849 mace_private *lp = netdev_priv(dev);
850 struct pcmcia_device *link = lp->p_dev;
851
852 dev_dbg(&link->dev, "%s: shutting down ethercard.\n", dev->name);
853
854 /* Mask off all interrupts from the MACE chip. */
855 outb(0xFF, ioaddr + AM2150_MACE_BASE + MACE_IMR);
856
857 link->open--;
858 netif_stop_queue(dev);
859
860 return 0;
861 } /* mace_close */
862
863 static void netdev_get_drvinfo(struct net_device *dev,
864 struct ethtool_drvinfo *info)
865 {
866 strcpy(info->driver, DRV_NAME);
867 strcpy(info->version, DRV_VERSION);
868 sprintf(info->bus_info, "PCMCIA 0x%lx", dev->base_addr);
869 }
870
871 static const struct ethtool_ops netdev_ethtool_ops = {
872 .get_drvinfo = netdev_get_drvinfo,
873 };
874
875 /* ----------------------------------------------------------------------------
876 mace_start_xmit
877 This routine begins the packet transmit function. When completed,
878 it will generate a transmit interrupt.
879
880 According to /usr/src/linux/net/inet/dev.c, if _start_xmit
881 returns 0, the "packet is now solely the responsibility of the
882 driver." If _start_xmit returns non-zero, the "transmission
883 failed, put skb back into a list."
884 ---------------------------------------------------------------------------- */
885
886 static void mace_tx_timeout(struct net_device *dev)
887 {
888 mace_private *lp = netdev_priv(dev);
889 struct pcmcia_device *link = lp->p_dev;
890
891 printk(KERN_NOTICE "%s: transmit timed out -- ", dev->name);
892 #if RESET_ON_TIMEOUT
893 printk("resetting card\n");
894 pcmcia_reset_card(link->socket);
895 #else /* #if RESET_ON_TIMEOUT */
896 printk("NOT resetting card\n");
897 #endif /* #if RESET_ON_TIMEOUT */
898 dev->trans_start = jiffies;
899 netif_wake_queue(dev);
900 }
901
902 static netdev_tx_t mace_start_xmit(struct sk_buff *skb,
903 struct net_device *dev)
904 {
905 mace_private *lp = netdev_priv(dev);
906 unsigned int ioaddr = dev->base_addr;
907
908 netif_stop_queue(dev);
909
910 pr_debug("%s: mace_start_xmit(length = %ld) called.\n",
911 dev->name, (long)skb->len);
912
913 #if (!TX_INTERRUPTABLE)
914 /* Disable MACE TX interrupts. */
915 outb(MACE_IMR_DEFAULT | MACE_IR_XMTINT,
916 ioaddr + AM2150_MACE_BASE + MACE_IMR);
917 lp->tx_irq_disabled=1;
918 #endif /* #if (!TX_INTERRUPTABLE) */
919
920 {
921 /* This block must not be interrupted by another transmit request!
922 mace_tx_timeout will take care of timer-based retransmissions from
923 the upper layers. The interrupt handler is guaranteed never to
924 service a transmit interrupt while we are in here.
925 */
926
927 lp->linux_stats.tx_bytes += skb->len;
928 lp->tx_free_frames--;
929
930 /* WARNING: Write the _exact_ number of bytes written in the header! */
931 /* Put out the word header [must be an outw()] . . . */
932 outw(skb->len, ioaddr + AM2150_XMT);
933 /* . . . and the packet [may be any combination of outw() and outb()] */
934 outsw(ioaddr + AM2150_XMT, skb->data, skb->len >> 1);
935 if (skb->len & 1) {
936 /* Odd byte transfer */
937 outb(skb->data[skb->len-1], ioaddr + AM2150_XMT);
938 }
939
940 dev->trans_start = jiffies;
941
942 #if MULTI_TX
943 if (lp->tx_free_frames > 0)
944 netif_start_queue(dev);
945 #endif /* #if MULTI_TX */
946 }
947
948 #if (!TX_INTERRUPTABLE)
949 /* Re-enable MACE TX interrupts. */
950 lp->tx_irq_disabled=0;
951 outb(MACE_IMR_DEFAULT, ioaddr + AM2150_MACE_BASE + MACE_IMR);
952 #endif /* #if (!TX_INTERRUPTABLE) */
953
954 dev_kfree_skb(skb);
955
956 return NETDEV_TX_OK;
957 } /* mace_start_xmit */
958
959 /* ----------------------------------------------------------------------------
960 mace_interrupt
961 The interrupt handler.
962 ---------------------------------------------------------------------------- */
963 static irqreturn_t mace_interrupt(int irq, void *dev_id)
964 {
965 struct net_device *dev = (struct net_device *) dev_id;
966 mace_private *lp = netdev_priv(dev);
967 unsigned int ioaddr;
968 int status;
969 int IntrCnt = MACE_MAX_IR_ITERATIONS;
970
971 if (dev == NULL) {
972 pr_debug("mace_interrupt(): irq 0x%X for unknown device.\n",
973 irq);
974 return IRQ_NONE;
975 }
976
977 ioaddr = dev->base_addr;
978
979 if (lp->tx_irq_disabled) {
980 printk(
981 (lp->tx_irq_disabled?
982 KERN_NOTICE "%s: Interrupt with tx_irq_disabled "
983 "[isr=%02X, imr=%02X]\n":
984 KERN_NOTICE "%s: Re-entering the interrupt handler "
985 "[isr=%02X, imr=%02X]\n"),
986 dev->name,
987 inb(ioaddr + AM2150_MACE_BASE + MACE_IR),
988 inb(ioaddr + AM2150_MACE_BASE + MACE_IMR)
989 );
990 /* WARNING: MACE_IR has been read! */
991 return IRQ_NONE;
992 }
993
994 if (!netif_device_present(dev)) {
995 pr_debug("%s: interrupt from dead card\n", dev->name);
996 return IRQ_NONE;
997 }
998
999 do {
1000 /* WARNING: MACE_IR is a READ/CLEAR port! */
1001 status = inb(ioaddr + AM2150_MACE_BASE + MACE_IR);
1002
1003 pr_debug("mace_interrupt: irq 0x%X status 0x%X.\n", irq, status);
1004
1005 if (status & MACE_IR_RCVINT) {
1006 mace_rx(dev, MACE_MAX_RX_ITERATIONS);
1007 }
1008
1009 if (status & MACE_IR_XMTINT) {
1010 unsigned char fifofc;
1011 unsigned char xmtrc;
1012 unsigned char xmtfs;
1013
1014 fifofc = inb(ioaddr + AM2150_MACE_BASE + MACE_FIFOFC);
1015 if ((fifofc & MACE_FIFOFC_XMTFC)==0) {
1016 lp->linux_stats.tx_errors++;
1017 outb(0xFF, ioaddr + AM2150_XMT_SKIP);
1018 }
1019
1020 /* Transmit Retry Count (XMTRC, reg 4) */
1021 xmtrc = inb(ioaddr + AM2150_MACE_BASE + MACE_XMTRC);
1022 if (xmtrc & MACE_XMTRC_EXDEF) lp->mace_stats.exdef++;
1023 lp->mace_stats.xmtrc += (xmtrc & MACE_XMTRC_XMTRC);
1024
1025 if (
1026 (xmtfs = inb(ioaddr + AM2150_MACE_BASE + MACE_XMTFS)) &
1027 MACE_XMTFS_XMTSV /* Transmit Status Valid */
1028 ) {
1029 lp->mace_stats.xmtsv++;
1030
1031 if (xmtfs & ~MACE_XMTFS_XMTSV) {
1032 if (xmtfs & MACE_XMTFS_UFLO) {
1033 /* Underflow. Indicates that the Transmit FIFO emptied before
1034 the end of frame was reached. */
1035 lp->mace_stats.uflo++;
1036 }
1037 if (xmtfs & MACE_XMTFS_LCOL) {
1038 /* Late Collision */
1039 lp->mace_stats.lcol++;
1040 }
1041 if (xmtfs & MACE_XMTFS_MORE) {
1042 /* MORE than one retry was needed */
1043 lp->mace_stats.more++;
1044 }
1045 if (xmtfs & MACE_XMTFS_ONE) {
1046 /* Exactly ONE retry occurred */
1047 lp->mace_stats.one++;
1048 }
1049 if (xmtfs & MACE_XMTFS_DEFER) {
1050 /* Transmission was defered */
1051 lp->mace_stats.defer++;
1052 }
1053 if (xmtfs & MACE_XMTFS_LCAR) {
1054 /* Loss of carrier */
1055 lp->mace_stats.lcar++;
1056 }
1057 if (xmtfs & MACE_XMTFS_RTRY) {
1058 /* Retry error: transmit aborted after 16 attempts */
1059 lp->mace_stats.rtry++;
1060 }
1061 } /* if (xmtfs & ~MACE_XMTFS_XMTSV) */
1062
1063 } /* if (xmtfs & MACE_XMTFS_XMTSV) */
1064
1065 lp->linux_stats.tx_packets++;
1066 lp->tx_free_frames++;
1067 netif_wake_queue(dev);
1068 } /* if (status & MACE_IR_XMTINT) */
1069
1070 if (status & ~MACE_IMR_DEFAULT & ~MACE_IR_RCVINT & ~MACE_IR_XMTINT) {
1071 if (status & MACE_IR_JAB) {
1072 /* Jabber Error. Excessive transmit duration (20-150ms). */
1073 lp->mace_stats.jab++;
1074 }
1075 if (status & MACE_IR_BABL) {
1076 /* Babble Error. >1518 bytes transmitted. */
1077 lp->mace_stats.babl++;
1078 }
1079 if (status & MACE_IR_CERR) {
1080 /* Collision Error. CERR indicates the absence of the
1081 Signal Quality Error Test message after a packet
1082 transmission. */
1083 lp->mace_stats.cerr++;
1084 }
1085 if (status & MACE_IR_RCVCCO) {
1086 /* Receive Collision Count Overflow; */
1087 lp->mace_stats.rcvcco++;
1088 }
1089 if (status & MACE_IR_RNTPCO) {
1090 /* Runt Packet Count Overflow */
1091 lp->mace_stats.rntpco++;
1092 }
1093 if (status & MACE_IR_MPCO) {
1094 /* Missed Packet Count Overflow */
1095 lp->mace_stats.mpco++;
1096 }
1097 } /* if (status & ~MACE_IMR_DEFAULT & ~MACE_IR_RCVINT & ~MACE_IR_XMTINT) */
1098
1099 } while ((status & ~MACE_IMR_DEFAULT) && (--IntrCnt));
1100
1101 return IRQ_HANDLED;
1102 } /* mace_interrupt */
1103
1104 /* ----------------------------------------------------------------------------
1105 mace_rx
1106 Receives packets.
1107 ---------------------------------------------------------------------------- */
1108 static int mace_rx(struct net_device *dev, unsigned char RxCnt)
1109 {
1110 mace_private *lp = netdev_priv(dev);
1111 unsigned int ioaddr = dev->base_addr;
1112 unsigned char rx_framecnt;
1113 unsigned short rx_status;
1114
1115 while (
1116 ((rx_framecnt = inb(ioaddr + AM2150_RCV_FRAME_COUNT)) > 0) &&
1117 (rx_framecnt <= 12) && /* rx_framecnt==0xFF if card is extracted. */
1118 (RxCnt--)
1119 ) {
1120 rx_status = inw(ioaddr + AM2150_RCV);
1121
1122 pr_debug("%s: in mace_rx(), framecnt 0x%X, rx_status"
1123 " 0x%X.\n", dev->name, rx_framecnt, rx_status);
1124
1125 if (rx_status & MACE_RCVFS_RCVSTS) { /* Error, update stats. */
1126 lp->linux_stats.rx_errors++;
1127 if (rx_status & MACE_RCVFS_OFLO) {
1128 lp->mace_stats.oflo++;
1129 }
1130 if (rx_status & MACE_RCVFS_CLSN) {
1131 lp->mace_stats.clsn++;
1132 }
1133 if (rx_status & MACE_RCVFS_FRAM) {
1134 lp->mace_stats.fram++;
1135 }
1136 if (rx_status & MACE_RCVFS_FCS) {
1137 lp->mace_stats.fcs++;
1138 }
1139 } else {
1140 short pkt_len = (rx_status & ~MACE_RCVFS_RCVSTS) - 4;
1141 /* Auto Strip is off, always subtract 4 */
1142 struct sk_buff *skb;
1143
1144 lp->mace_stats.rfs_rntpc += inb(ioaddr + AM2150_RCV);
1145 /* runt packet count */
1146 lp->mace_stats.rfs_rcvcc += inb(ioaddr + AM2150_RCV);
1147 /* rcv collision count */
1148
1149 pr_debug(" receiving packet size 0x%X rx_status"
1150 " 0x%X.\n", pkt_len, rx_status);
1151
1152 skb = dev_alloc_skb(pkt_len+2);
1153
1154 if (skb != NULL) {
1155 skb_reserve(skb, 2);
1156 insw(ioaddr + AM2150_RCV, skb_put(skb, pkt_len), pkt_len>>1);
1157 if (pkt_len & 1)
1158 *(skb_tail_pointer(skb) - 1) = inb(ioaddr + AM2150_RCV);
1159 skb->protocol = eth_type_trans(skb, dev);
1160
1161 netif_rx(skb); /* Send the packet to the upper (protocol) layers. */
1162
1163 lp->linux_stats.rx_packets++;
1164 lp->linux_stats.rx_bytes += pkt_len;
1165 outb(0xFF, ioaddr + AM2150_RCV_NEXT); /* skip to next frame */
1166 continue;
1167 } else {
1168 pr_debug("%s: couldn't allocate a sk_buff of size"
1169 " %d.\n", dev->name, pkt_len);
1170 lp->linux_stats.rx_dropped++;
1171 }
1172 }
1173 outb(0xFF, ioaddr + AM2150_RCV_NEXT); /* skip to next frame */
1174 } /* while */
1175
1176 return 0;
1177 } /* mace_rx */
1178
1179 /* ----------------------------------------------------------------------------
1180 pr_linux_stats
1181 ---------------------------------------------------------------------------- */
1182 static void pr_linux_stats(struct net_device_stats *pstats)
1183 {
1184 pr_debug("pr_linux_stats\n");
1185 pr_debug(" rx_packets=%-7ld tx_packets=%ld\n",
1186 (long)pstats->rx_packets, (long)pstats->tx_packets);
1187 pr_debug(" rx_errors=%-7ld tx_errors=%ld\n",
1188 (long)pstats->rx_errors, (long)pstats->tx_errors);
1189 pr_debug(" rx_dropped=%-7ld tx_dropped=%ld\n",
1190 (long)pstats->rx_dropped, (long)pstats->tx_dropped);
1191 pr_debug(" multicast=%-7ld collisions=%ld\n",
1192 (long)pstats->multicast, (long)pstats->collisions);
1193
1194 pr_debug(" rx_length_errors=%-7ld rx_over_errors=%ld\n",
1195 (long)pstats->rx_length_errors, (long)pstats->rx_over_errors);
1196 pr_debug(" rx_crc_errors=%-7ld rx_frame_errors=%ld\n",
1197 (long)pstats->rx_crc_errors, (long)pstats->rx_frame_errors);
1198 pr_debug(" rx_fifo_errors=%-7ld rx_missed_errors=%ld\n",
1199 (long)pstats->rx_fifo_errors, (long)pstats->rx_missed_errors);
1200
1201 pr_debug(" tx_aborted_errors=%-7ld tx_carrier_errors=%ld\n",
1202 (long)pstats->tx_aborted_errors, (long)pstats->tx_carrier_errors);
1203 pr_debug(" tx_fifo_errors=%-7ld tx_heartbeat_errors=%ld\n",
1204 (long)pstats->tx_fifo_errors, (long)pstats->tx_heartbeat_errors);
1205 pr_debug(" tx_window_errors=%ld\n",
1206 (long)pstats->tx_window_errors);
1207 } /* pr_linux_stats */
1208
1209 /* ----------------------------------------------------------------------------
1210 pr_mace_stats
1211 ---------------------------------------------------------------------------- */
1212 static void pr_mace_stats(mace_statistics *pstats)
1213 {
1214 pr_debug("pr_mace_stats\n");
1215
1216 pr_debug(" xmtsv=%-7d uflo=%d\n",
1217 pstats->xmtsv, pstats->uflo);
1218 pr_debug(" lcol=%-7d more=%d\n",
1219 pstats->lcol, pstats->more);
1220 pr_debug(" one=%-7d defer=%d\n",
1221 pstats->one, pstats->defer);
1222 pr_debug(" lcar=%-7d rtry=%d\n",
1223 pstats->lcar, pstats->rtry);
1224
1225 /* MACE_XMTRC */
1226 pr_debug(" exdef=%-7d xmtrc=%d\n",
1227 pstats->exdef, pstats->xmtrc);
1228
1229 /* RFS1--Receive Status (RCVSTS) */
1230 pr_debug(" oflo=%-7d clsn=%d\n",
1231 pstats->oflo, pstats->clsn);
1232 pr_debug(" fram=%-7d fcs=%d\n",
1233 pstats->fram, pstats->fcs);
1234
1235 /* RFS2--Runt Packet Count (RNTPC) */
1236 /* RFS3--Receive Collision Count (RCVCC) */
1237 pr_debug(" rfs_rntpc=%-7d rfs_rcvcc=%d\n",
1238 pstats->rfs_rntpc, pstats->rfs_rcvcc);
1239
1240 /* MACE_IR */
1241 pr_debug(" jab=%-7d babl=%d\n",
1242 pstats->jab, pstats->babl);
1243 pr_debug(" cerr=%-7d rcvcco=%d\n",
1244 pstats->cerr, pstats->rcvcco);
1245 pr_debug(" rntpco=%-7d mpco=%d\n",
1246 pstats->rntpco, pstats->mpco);
1247
1248 /* MACE_MPC */
1249 pr_debug(" mpc=%d\n", pstats->mpc);
1250
1251 /* MACE_RNTPC */
1252 pr_debug(" rntpc=%d\n", pstats->rntpc);
1253
1254 /* MACE_RCVCC */
1255 pr_debug(" rcvcc=%d\n", pstats->rcvcc);
1256
1257 } /* pr_mace_stats */
1258
1259 /* ----------------------------------------------------------------------------
1260 update_stats
1261 Update statistics. We change to register window 1, so this
1262 should be run single-threaded if the device is active. This is
1263 expected to be a rare operation, and it's simpler for the rest
1264 of the driver to assume that window 0 is always valid rather
1265 than use a special window-state variable.
1266
1267 oflo & uflo should _never_ occur since it would mean the Xilinx
1268 was not able to transfer data between the MACE FIFO and the
1269 card's SRAM fast enough. If this happens, something is
1270 seriously wrong with the hardware.
1271 ---------------------------------------------------------------------------- */
1272 static void update_stats(unsigned int ioaddr, struct net_device *dev)
1273 {
1274 mace_private *lp = netdev_priv(dev);
1275
1276 lp->mace_stats.rcvcc += mace_read(lp, ioaddr, MACE_RCVCC);
1277 lp->mace_stats.rntpc += mace_read(lp, ioaddr, MACE_RNTPC);
1278 lp->mace_stats.mpc += mace_read(lp, ioaddr, MACE_MPC);
1279 /* At this point, mace_stats is fully updated for this call.
1280 We may now update the linux_stats. */
1281
1282 /* The MACE has no equivalent for linux_stats field which are commented
1283 out. */
1284
1285 /* lp->linux_stats.multicast; */
1286 lp->linux_stats.collisions =
1287 lp->mace_stats.rcvcco * 256 + lp->mace_stats.rcvcc;
1288 /* Collision: The MACE may retry sending a packet 15 times
1289 before giving up. The retry count is in XMTRC.
1290 Does each retry constitute a collision?
1291 If so, why doesn't the RCVCC record these collisions? */
1292
1293 /* detailed rx_errors: */
1294 lp->linux_stats.rx_length_errors =
1295 lp->mace_stats.rntpco * 256 + lp->mace_stats.rntpc;
1296 /* lp->linux_stats.rx_over_errors */
1297 lp->linux_stats.rx_crc_errors = lp->mace_stats.fcs;
1298 lp->linux_stats.rx_frame_errors = lp->mace_stats.fram;
1299 lp->linux_stats.rx_fifo_errors = lp->mace_stats.oflo;
1300 lp->linux_stats.rx_missed_errors =
1301 lp->mace_stats.mpco * 256 + lp->mace_stats.mpc;
1302
1303 /* detailed tx_errors */
1304 lp->linux_stats.tx_aborted_errors = lp->mace_stats.rtry;
1305 lp->linux_stats.tx_carrier_errors = lp->mace_stats.lcar;
1306 /* LCAR usually results from bad cabling. */
1307 lp->linux_stats.tx_fifo_errors = lp->mace_stats.uflo;
1308 lp->linux_stats.tx_heartbeat_errors = lp->mace_stats.cerr;
1309 /* lp->linux_stats.tx_window_errors; */
1310
1311 return;
1312 } /* update_stats */
1313
1314 /* ----------------------------------------------------------------------------
1315 mace_get_stats
1316 Gathers ethernet statistics from the MACE chip.
1317 ---------------------------------------------------------------------------- */
1318 static struct net_device_stats *mace_get_stats(struct net_device *dev)
1319 {
1320 mace_private *lp = netdev_priv(dev);
1321
1322 update_stats(dev->base_addr, dev);
1323
1324 pr_debug("%s: updating the statistics.\n", dev->name);
1325 pr_linux_stats(&lp->linux_stats);
1326 pr_mace_stats(&lp->mace_stats);
1327
1328 return &lp->linux_stats;
1329 } /* net_device_stats */
1330
1331 /* ----------------------------------------------------------------------------
1332 updateCRC
1333 Modified from Am79C90 data sheet.
1334 ---------------------------------------------------------------------------- */
1335
1336 #ifdef BROKEN_MULTICAST
1337
1338 static void updateCRC(int *CRC, int bit)
1339 {
1340 int poly[]={
1341 1,1,1,0, 1,1,0,1,
1342 1,0,1,1, 1,0,0,0,
1343 1,0,0,0, 0,0,1,1,
1344 0,0,1,0, 0,0,0,0
1345 }; /* CRC polynomial. poly[n] = coefficient of the x**n term of the
1346 CRC generator polynomial. */
1347
1348 int j;
1349
1350 /* shift CRC and control bit (CRC[32]) */
1351 for (j = 32; j > 0; j--)
1352 CRC[j] = CRC[j-1];
1353 CRC[0] = 0;
1354
1355 /* If bit XOR(control bit) = 1, set CRC = CRC XOR polynomial. */
1356 if (bit ^ CRC[32])
1357 for (j = 0; j < 32; j++)
1358 CRC[j] ^= poly[j];
1359 } /* updateCRC */
1360
1361 /* ----------------------------------------------------------------------------
1362 BuildLAF
1363 Build logical address filter.
1364 Modified from Am79C90 data sheet.
1365
1366 Input
1367 ladrf: logical address filter (contents initialized to 0)
1368 adr: ethernet address
1369 ---------------------------------------------------------------------------- */
1370 static void BuildLAF(int *ladrf, int *adr)
1371 {
1372 int CRC[33]={1}; /* CRC register, 1 word/bit + extra control bit */
1373
1374 int i, byte; /* temporary array indices */
1375 int hashcode; /* the output object */
1376
1377 CRC[32]=0;
1378
1379 for (byte = 0; byte < 6; byte++)
1380 for (i = 0; i < 8; i++)
1381 updateCRC(CRC, (adr[byte] >> i) & 1);
1382
1383 hashcode = 0;
1384 for (i = 0; i < 6; i++)
1385 hashcode = (hashcode << 1) + CRC[i];
1386
1387 byte = hashcode >> 3;
1388 ladrf[byte] |= (1 << (hashcode & 7));
1389
1390 #ifdef PCMCIA_DEBUG
1391 if (0)
1392 printk(KERN_DEBUG " adr =%pM\n", adr);
1393 printk(KERN_DEBUG " hashcode = %d(decimal), ladrf[0:63] =", hashcode);
1394 for (i = 0; i < 8; i++)
1395 printk(KERN_CONT " %02X", ladrf[i]);
1396 printk(KERN_CONT "\n");
1397 #endif
1398 } /* BuildLAF */
1399
1400 /* ----------------------------------------------------------------------------
1401 restore_multicast_list
1402 Restores the multicast filter for MACE chip to the last
1403 set_multicast_list() call.
1404
1405 Input
1406 multicast_num_addrs
1407 multicast_ladrf[]
1408 ---------------------------------------------------------------------------- */
1409 static void restore_multicast_list(struct net_device *dev)
1410 {
1411 mace_private *lp = netdev_priv(dev);
1412 int num_addrs = lp->multicast_num_addrs;
1413 int *ladrf = lp->multicast_ladrf;
1414 unsigned int ioaddr = dev->base_addr;
1415 int i;
1416
1417 pr_debug("%s: restoring Rx mode to %d addresses.\n",
1418 dev->name, num_addrs);
1419
1420 if (num_addrs > 0) {
1421
1422 pr_debug("Attempt to restore multicast list detected.\n");
1423
1424 mace_write(lp, ioaddr, MACE_IAC, MACE_IAC_ADDRCHG | MACE_IAC_LOGADDR);
1425 /* Poll ADDRCHG bit */
1426 while (mace_read(lp, ioaddr, MACE_IAC) & MACE_IAC_ADDRCHG)
1427 ;
1428 /* Set LADRF register */
1429 for (i = 0; i < MACE_LADRF_LEN; i++)
1430 mace_write(lp, ioaddr, MACE_LADRF, ladrf[i]);
1431
1432 mace_write(lp, ioaddr, MACE_UTR, MACE_UTR_RCVFCSE | MACE_UTR_LOOP_EXTERNAL);
1433 mace_write(lp, ioaddr, MACE_MACCC, MACE_MACCC_ENXMT | MACE_MACCC_ENRCV);
1434
1435 } else if (num_addrs < 0) {
1436
1437 /* Promiscuous mode: receive all packets */
1438 mace_write(lp, ioaddr, MACE_UTR, MACE_UTR_LOOP_EXTERNAL);
1439 mace_write(lp, ioaddr, MACE_MACCC,
1440 MACE_MACCC_PROM | MACE_MACCC_ENXMT | MACE_MACCC_ENRCV
1441 );
1442
1443 } else {
1444
1445 /* Normal mode */
1446 mace_write(lp, ioaddr, MACE_UTR, MACE_UTR_LOOP_EXTERNAL);
1447 mace_write(lp, ioaddr, MACE_MACCC, MACE_MACCC_ENXMT | MACE_MACCC_ENRCV);
1448
1449 }
1450 } /* restore_multicast_list */
1451
1452 /* ----------------------------------------------------------------------------
1453 set_multicast_list
1454 Set or clear the multicast filter for this adaptor.
1455
1456 Input
1457 num_addrs == -1 Promiscuous mode, receive all packets
1458 num_addrs == 0 Normal mode, clear multicast list
1459 num_addrs > 0 Multicast mode, receive normal and MC packets, and do
1460 best-effort filtering.
1461 Output
1462 multicast_num_addrs
1463 multicast_ladrf[]
1464 ---------------------------------------------------------------------------- */
1465
1466 static void set_multicast_list(struct net_device *dev)
1467 {
1468 mace_private *lp = netdev_priv(dev);
1469 int adr[ETHER_ADDR_LEN] = {0}; /* Ethernet address */
1470 struct dev_mc_list *dmi;
1471
1472 #ifdef PCMCIA_DEBUG
1473 {
1474 static int old;
1475 if (netdev_mc_count(dev) != old) {
1476 old = netdev_mc_count(dev);
1477 pr_debug("%s: setting Rx mode to %d addresses.\n",
1478 dev->name, old);
1479 }
1480 }
1481 #endif
1482
1483 /* Set multicast_num_addrs. */
1484 lp->multicast_num_addrs = netdev_mc_count(dev);
1485
1486 /* Set multicast_ladrf. */
1487 if (num_addrs > 0) {
1488 /* Calculate multicast logical address filter */
1489 memset(lp->multicast_ladrf, 0, MACE_LADRF_LEN);
1490 netdev_for_each_mc_addr(dmi, dev) {
1491 memcpy(adr, dmi->dmi_addr, ETHER_ADDR_LEN);
1492 BuildLAF(lp->multicast_ladrf, adr);
1493 }
1494 }
1495
1496 restore_multicast_list(dev);
1497
1498 } /* set_multicast_list */
1499
1500 #endif /* BROKEN_MULTICAST */
1501
1502 static void restore_multicast_list(struct net_device *dev)
1503 {
1504 unsigned int ioaddr = dev->base_addr;
1505 mace_private *lp = netdev_priv(dev);
1506
1507 pr_debug("%s: restoring Rx mode to %d addresses.\n", dev->name,
1508 lp->multicast_num_addrs);
1509
1510 if (dev->flags & IFF_PROMISC) {
1511 /* Promiscuous mode: receive all packets */
1512 mace_write(lp,ioaddr, MACE_UTR, MACE_UTR_LOOP_EXTERNAL);
1513 mace_write(lp, ioaddr, MACE_MACCC,
1514 MACE_MACCC_PROM | MACE_MACCC_ENXMT | MACE_MACCC_ENRCV
1515 );
1516 } else {
1517 /* Normal mode */
1518 mace_write(lp, ioaddr, MACE_UTR, MACE_UTR_LOOP_EXTERNAL);
1519 mace_write(lp, ioaddr, MACE_MACCC, MACE_MACCC_ENXMT | MACE_MACCC_ENRCV);
1520 }
1521 } /* restore_multicast_list */
1522
1523 static void set_multicast_list(struct net_device *dev)
1524 {
1525 mace_private *lp = netdev_priv(dev);
1526
1527 #ifdef PCMCIA_DEBUG
1528 {
1529 static int old;
1530 if (netdev_mc_count(dev) != old) {
1531 old = netdev_mc_count(dev);
1532 pr_debug("%s: setting Rx mode to %d addresses.\n",
1533 dev->name, old);
1534 }
1535 }
1536 #endif
1537
1538 lp->multicast_num_addrs = netdev_mc_count(dev);
1539 restore_multicast_list(dev);
1540
1541 } /* set_multicast_list */
1542
1543 static struct pcmcia_device_id nmclan_ids[] = {
1544 PCMCIA_DEVICE_PROD_ID12("New Media Corporation", "Ethernet", 0x085a850b, 0x00b2e941),
1545 PCMCIA_DEVICE_PROD_ID12("Portable Add-ons", "Ethernet+", 0xebf1d60, 0xad673aaf),
1546 PCMCIA_DEVICE_NULL,
1547 };
1548 MODULE_DEVICE_TABLE(pcmcia, nmclan_ids);
1549
1550 static struct pcmcia_driver nmclan_cs_driver = {
1551 .owner = THIS_MODULE,
1552 .drv = {
1553 .name = "nmclan_cs",
1554 },
1555 .probe = nmclan_probe,
1556 .remove = nmclan_detach,
1557 .id_table = nmclan_ids,
1558 .suspend = nmclan_suspend,
1559 .resume = nmclan_resume,
1560 };
1561
1562 static int __init init_nmclan_cs(void)
1563 {
1564 return pcmcia_register_driver(&nmclan_cs_driver);
1565 }
1566
1567 static void __exit exit_nmclan_cs(void)
1568 {
1569 pcmcia_unregister_driver(&nmclan_cs_driver);
1570 }
1571
1572 module_init(init_nmclan_cs);
1573 module_exit(exit_nmclan_cs);
Linux kernel - Deliverables
This page took 0.115495 seconds and 5 git commands to generate.