projects / deliverable / linux.git / blob
? search:


ec0092affd5d349f3090d07f3ed1a1f1efd01539
[deliverable/linux.git] / drivers / net / r8169.c
1 /*
2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
3 *
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
7 *
8 * See MAINTAINERS file for support contact information.
9 */
10
11 #include <linux/module.h>
12 #include <linux/moduleparam.h>
13 #include <linux/pci.h>
14 #include <linux/netdevice.h>
15 #include <linux/etherdevice.h>
16 #include <linux/delay.h>
17 #include <linux/ethtool.h>
18 #include <linux/mii.h>
19 #include <linux/if_vlan.h>
20 #include <linux/crc32.h>
21 #include <linux/in.h>
22 #include <linux/ip.h>
23 #include <linux/tcp.h>
24 #include <linux/init.h>
25 #include <linux/dma-mapping.h>
26
27 #include <asm/system.h>
28 #include <asm/io.h>
29 #include <asm/irq.h>
30
31 #define RTL8169_VERSION "2.3LK-NAPI"
32 #define MODULENAME "r8169"
33 #define PFX MODULENAME ": "
34
35 #ifdef RTL8169_DEBUG
36 #define assert(expr) \
37 if (!(expr)) { \
38 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
39 #expr,__FILE__,__func__,__LINE__); \
40 }
41 #define dprintk(fmt, args...) \
42 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
43 #else
44 #define assert(expr) do {} while (0)
45 #define dprintk(fmt, args...) do {} while (0)
46 #endif /* RTL8169_DEBUG */
47
48 #define R8169_MSG_DEFAULT \
49 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
50
51 #define TX_BUFFS_AVAIL(tp) \
52 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
53
54 /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
55 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
56 static const int multicast_filter_limit = 32;
57
58 /* MAC address length */
59 #define MAC_ADDR_LEN 6
60
61 #define MAX_READ_REQUEST_SHIFT 12
62 #define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
63 #define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
64 #define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
65 #define EarlyTxThld 0x3F /* 0x3F means NO early transmit */
66 #define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */
67 #define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
68
69 #define R8169_REGS_SIZE 256
70 #define R8169_NAPI_WEIGHT 64
71 #define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
72 #define NUM_RX_DESC 256 /* Number of Rx descriptor registers */
73 #define RX_BUF_SIZE 1536 /* Rx Buffer size */
74 #define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
75 #define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
76
77 #define RTL8169_TX_TIMEOUT (6*HZ)
78 #define RTL8169_PHY_TIMEOUT (10*HZ)
79
80 #define RTL_EEPROM_SIG cpu_to_le32(0x8129)
81 #define RTL_EEPROM_SIG_MASK cpu_to_le32(0xffff)
82 #define RTL_EEPROM_SIG_ADDR 0x0000
83
84 /* write/read MMIO register */
85 #define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
86 #define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
87 #define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
88 #define RTL_R8(reg) readb (ioaddr + (reg))
89 #define RTL_R16(reg) readw (ioaddr + (reg))
90 #define RTL_R32(reg) ((unsigned long) readl (ioaddr + (reg)))
91
92 enum mac_version {
93 RTL_GIGA_MAC_NONE = 0x00,
94 RTL_GIGA_MAC_VER_01 = 0x01, // 8169
95 RTL_GIGA_MAC_VER_02 = 0x02, // 8169S
96 RTL_GIGA_MAC_VER_03 = 0x03, // 8110S
97 RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB
98 RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd
99 RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe
100 RTL_GIGA_MAC_VER_07 = 0x07, // 8102e
101 RTL_GIGA_MAC_VER_08 = 0x08, // 8102e
102 RTL_GIGA_MAC_VER_09 = 0x09, // 8102e
103 RTL_GIGA_MAC_VER_10 = 0x0a, // 8101e
104 RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb
105 RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be
106 RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb
107 RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ?
108 RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ?
109 RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec
110 RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf
111 RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP
112 RTL_GIGA_MAC_VER_19 = 0x13, // 8168C
113 RTL_GIGA_MAC_VER_20 = 0x14, // 8168C
114 RTL_GIGA_MAC_VER_21 = 0x15, // 8168C
115 RTL_GIGA_MAC_VER_22 = 0x16, // 8168C
116 RTL_GIGA_MAC_VER_23 = 0x17, // 8168CP
117 RTL_GIGA_MAC_VER_24 = 0x18, // 8168CP
118 RTL_GIGA_MAC_VER_25 = 0x19 // 8168D
119 };
120
121 #define _R(NAME,MAC,MASK) \
122 { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
123
124 static const struct {
125 const char *name;
126 u8 mac_version;
127 u32 RxConfigMask; /* Clears the bits supported by this chip */
128 } rtl_chip_info[] = {
129 _R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169
130 _R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S
131 _R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S
132 _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB
133 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd
134 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe
135 _R("RTL8102e", RTL_GIGA_MAC_VER_07, 0xff7e1880), // PCI-E
136 _R("RTL8102e", RTL_GIGA_MAC_VER_08, 0xff7e1880), // PCI-E
137 _R("RTL8102e", RTL_GIGA_MAC_VER_09, 0xff7e1880), // PCI-E
138 _R("RTL8101e", RTL_GIGA_MAC_VER_10, 0xff7e1880), // PCI-E
139 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E
140 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E
141 _R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139
142 _R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139
143 _R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139
144 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E
145 _R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E
146 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E
147 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E
148 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880), // PCI-E
149 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_21, 0xff7e1880), // PCI-E
150 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_22, 0xff7e1880), // PCI-E
151 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_23, 0xff7e1880), // PCI-E
152 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_24, 0xff7e1880), // PCI-E
153 _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_25, 0xff7e1880) // PCI-E
154 };
155 #undef _R
156
157 enum cfg_version {
158 RTL_CFG_0 = 0x00,
159 RTL_CFG_1,
160 RTL_CFG_2
161 };
162
163 static void rtl_hw_start_8169(struct net_device *);
164 static void rtl_hw_start_8168(struct net_device *);
165 static void rtl_hw_start_8101(struct net_device *);
166
167 static struct pci_device_id rtl8169_pci_tbl[] = {
168 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
169 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
170 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
171 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
172 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
173 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
174 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
175 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
176 { PCI_VENDOR_ID_LINKSYS, 0x1032,
177 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
178 { 0x0001, 0x8168,
179 PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 },
180 {0,},
181 };
182
183 MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
184
185 static int rx_copybreak = 200;
186 static int use_dac;
187 static struct {
188 u32 msg_enable;
189 } debug = { -1 };
190
191 enum rtl_registers {
192 MAC0 = 0, /* Ethernet hardware address. */
193 MAC4 = 4,
194 MAR0 = 8, /* Multicast filter. */
195 CounterAddrLow = 0x10,
196 CounterAddrHigh = 0x14,
197 TxDescStartAddrLow = 0x20,
198 TxDescStartAddrHigh = 0x24,
199 TxHDescStartAddrLow = 0x28,
200 TxHDescStartAddrHigh = 0x2c,
201 FLASH = 0x30,
202 ERSR = 0x36,
203 ChipCmd = 0x37,
204 TxPoll = 0x38,
205 IntrMask = 0x3c,
206 IntrStatus = 0x3e,
207 TxConfig = 0x40,
208 RxConfig = 0x44,
209 RxMissed = 0x4c,
210 Cfg9346 = 0x50,
211 Config0 = 0x51,
212 Config1 = 0x52,
213 Config2 = 0x53,
214 Config3 = 0x54,
215 Config4 = 0x55,
216 Config5 = 0x56,
217 MultiIntr = 0x5c,
218 PHYAR = 0x60,
219 PHYstatus = 0x6c,
220 RxMaxSize = 0xda,
221 CPlusCmd = 0xe0,
222 IntrMitigate = 0xe2,
223 RxDescAddrLow = 0xe4,
224 RxDescAddrHigh = 0xe8,
225 EarlyTxThres = 0xec,
226 FuncEvent = 0xf0,
227 FuncEventMask = 0xf4,
228 FuncPresetState = 0xf8,
229 FuncForceEvent = 0xfc,
230 };
231
232 enum rtl8110_registers {
233 TBICSR = 0x64,
234 TBI_ANAR = 0x68,
235 TBI_LPAR = 0x6a,
236 };
237
238 enum rtl8168_8101_registers {
239 CSIDR = 0x64,
240 CSIAR = 0x68,
241 #define CSIAR_FLAG 0x80000000
242 #define CSIAR_WRITE_CMD 0x80000000
243 #define CSIAR_BYTE_ENABLE 0x0f
244 #define CSIAR_BYTE_ENABLE_SHIFT 12
245 #define CSIAR_ADDR_MASK 0x0fff
246
247 EPHYAR = 0x80,
248 #define EPHYAR_FLAG 0x80000000
249 #define EPHYAR_WRITE_CMD 0x80000000
250 #define EPHYAR_REG_MASK 0x1f
251 #define EPHYAR_REG_SHIFT 16
252 #define EPHYAR_DATA_MASK 0xffff
253 DBG_REG = 0xd1,
254 #define FIX_NAK_1 (1 << 4)
255 #define FIX_NAK_2 (1 << 3)
256 };
257
258 enum rtl_register_content {
259 /* InterruptStatusBits */
260 SYSErr = 0x8000,
261 PCSTimeout = 0x4000,
262 SWInt = 0x0100,
263 TxDescUnavail = 0x0080,
264 RxFIFOOver = 0x0040,
265 LinkChg = 0x0020,
266 RxOverflow = 0x0010,
267 TxErr = 0x0008,
268 TxOK = 0x0004,
269 RxErr = 0x0002,
270 RxOK = 0x0001,
271
272 /* RxStatusDesc */
273 RxFOVF = (1 << 23),
274 RxRWT = (1 << 22),
275 RxRES = (1 << 21),
276 RxRUNT = (1 << 20),
277 RxCRC = (1 << 19),
278
279 /* ChipCmdBits */
280 CmdReset = 0x10,
281 CmdRxEnb = 0x08,
282 CmdTxEnb = 0x04,
283 RxBufEmpty = 0x01,
284
285 /* TXPoll register p.5 */
286 HPQ = 0x80, /* Poll cmd on the high prio queue */
287 NPQ = 0x40, /* Poll cmd on the low prio queue */
288 FSWInt = 0x01, /* Forced software interrupt */
289
290 /* Cfg9346Bits */
291 Cfg9346_Lock = 0x00,
292 Cfg9346_Unlock = 0xc0,
293
294 /* rx_mode_bits */
295 AcceptErr = 0x20,
296 AcceptRunt = 0x10,
297 AcceptBroadcast = 0x08,
298 AcceptMulticast = 0x04,
299 AcceptMyPhys = 0x02,
300 AcceptAllPhys = 0x01,
301
302 /* RxConfigBits */
303 RxCfgFIFOShift = 13,
304 RxCfgDMAShift = 8,
305
306 /* TxConfigBits */
307 TxInterFrameGapShift = 24,
308 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
309
310 /* Config1 register p.24 */
311 LEDS1 = (1 << 7),
312 LEDS0 = (1 << 6),
313 MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */
314 Speed_down = (1 << 4),
315 MEMMAP = (1 << 3),
316 IOMAP = (1 << 2),
317 VPD = (1 << 1),
318 PMEnable = (1 << 0), /* Power Management Enable */
319
320 /* Config2 register p. 25 */
321 PCI_Clock_66MHz = 0x01,
322 PCI_Clock_33MHz = 0x00,
323
324 /* Config3 register p.25 */
325 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */
326 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */
327 Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */
328
329 /* Config5 register p.27 */
330 BWF = (1 << 6), /* Accept Broadcast wakeup frame */
331 MWF = (1 << 5), /* Accept Multicast wakeup frame */
332 UWF = (1 << 4), /* Accept Unicast wakeup frame */
333 LanWake = (1 << 1), /* LanWake enable/disable */
334 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */
335
336 /* TBICSR p.28 */
337 TBIReset = 0x80000000,
338 TBILoopback = 0x40000000,
339 TBINwEnable = 0x20000000,
340 TBINwRestart = 0x10000000,
341 TBILinkOk = 0x02000000,
342 TBINwComplete = 0x01000000,
343
344 /* CPlusCmd p.31 */
345 EnableBist = (1 << 15), // 8168 8101
346 Mac_dbgo_oe = (1 << 14), // 8168 8101
347 Normal_mode = (1 << 13), // unused
348 Force_half_dup = (1 << 12), // 8168 8101
349 Force_rxflow_en = (1 << 11), // 8168 8101
350 Force_txflow_en = (1 << 10), // 8168 8101
351 Cxpl_dbg_sel = (1 << 9), // 8168 8101
352 ASF = (1 << 8), // 8168 8101
353 PktCntrDisable = (1 << 7), // 8168 8101
354 Mac_dbgo_sel = 0x001c, // 8168
355 RxVlan = (1 << 6),
356 RxChkSum = (1 << 5),
357 PCIDAC = (1 << 4),
358 PCIMulRW = (1 << 3),
359 INTT_0 = 0x0000, // 8168
360 INTT_1 = 0x0001, // 8168
361 INTT_2 = 0x0002, // 8168
362 INTT_3 = 0x0003, // 8168
363
364 /* rtl8169_PHYstatus */
365 TBI_Enable = 0x80,
366 TxFlowCtrl = 0x40,
367 RxFlowCtrl = 0x20,
368 _1000bpsF = 0x10,
369 _100bps = 0x08,
370 _10bps = 0x04,
371 LinkStatus = 0x02,
372 FullDup = 0x01,
373
374 /* _TBICSRBit */
375 TBILinkOK = 0x02000000,
376
377 /* DumpCounterCommand */
378 CounterDump = 0x8,
379 };
380
381 enum desc_status_bit {
382 DescOwn = (1 << 31), /* Descriptor is owned by NIC */
383 RingEnd = (1 << 30), /* End of descriptor ring */
384 FirstFrag = (1 << 29), /* First segment of a packet */
385 LastFrag = (1 << 28), /* Final segment of a packet */
386
387 /* Tx private */
388 LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */
389 MSSShift = 16, /* MSS value position */
390 MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */
391 IPCS = (1 << 18), /* Calculate IP checksum */
392 UDPCS = (1 << 17), /* Calculate UDP/IP checksum */
393 TCPCS = (1 << 16), /* Calculate TCP/IP checksum */
394 TxVlanTag = (1 << 17), /* Add VLAN tag */
395
396 /* Rx private */
397 PID1 = (1 << 18), /* Protocol ID bit 1/2 */
398 PID0 = (1 << 17), /* Protocol ID bit 2/2 */
399
400 #define RxProtoUDP (PID1)
401 #define RxProtoTCP (PID0)
402 #define RxProtoIP (PID1 | PID0)
403 #define RxProtoMask RxProtoIP
404
405 IPFail = (1 << 16), /* IP checksum failed */
406 UDPFail = (1 << 15), /* UDP/IP checksum failed */
407 TCPFail = (1 << 14), /* TCP/IP checksum failed */
408 RxVlanTag = (1 << 16), /* VLAN tag available */
409 };
410
411 #define RsvdMask 0x3fffc000
412
413 struct TxDesc {
414 __le32 opts1;
415 __le32 opts2;
416 __le64 addr;
417 };
418
419 struct RxDesc {
420 __le32 opts1;
421 __le32 opts2;
422 __le64 addr;
423 };
424
425 struct ring_info {
426 struct sk_buff *skb;
427 u32 len;
428 u8 __pad[sizeof(void *) - sizeof(u32)];
429 };
430
431 enum features {
432 RTL_FEATURE_WOL = (1 << 0),
433 RTL_FEATURE_MSI = (1 << 1),
434 RTL_FEATURE_GMII = (1 << 2),
435 };
436
437 struct rtl8169_counters {
438 __le64 tx_packets;
439 __le64 rx_packets;
440 __le64 tx_errors;
441 __le32 rx_errors;
442 __le16 rx_missed;
443 __le16 align_errors;
444 __le32 tx_one_collision;
445 __le32 tx_multi_collision;
446 __le64 rx_unicast;
447 __le64 rx_broadcast;
448 __le32 rx_multicast;
449 __le16 tx_aborted;
450 __le16 tx_underun;
451 };
452
453 struct rtl8169_private {
454 void __iomem *mmio_addr; /* memory map physical address */
455 struct pci_dev *pci_dev; /* Index of PCI device */
456 struct net_device *dev;
457 struct napi_struct napi;
458 spinlock_t lock; /* spin lock flag */
459 u32 msg_enable;
460 int chipset;
461 int mac_version;
462 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
463 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
464 u32 dirty_rx;
465 u32 dirty_tx;
466 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */
467 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */
468 dma_addr_t TxPhyAddr;
469 dma_addr_t RxPhyAddr;
470 struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */
471 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */
472 unsigned align;
473 unsigned rx_buf_sz;
474 struct timer_list timer;
475 u16 cp_cmd;
476 u16 intr_event;
477 u16 napi_event;
478 u16 intr_mask;
479 int phy_1000_ctrl_reg;
480 #ifdef CONFIG_R8169_VLAN
481 struct vlan_group *vlgrp;
482 #endif
483 int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex);
484 int (*get_settings)(struct net_device *, struct ethtool_cmd *);
485 void (*phy_reset_enable)(void __iomem *);
486 void (*hw_start)(struct net_device *);
487 unsigned int (*phy_reset_pending)(void __iomem *);
488 unsigned int (*link_ok)(void __iomem *);
489 int (*do_ioctl)(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd);
490 int pcie_cap;
491 struct delayed_work task;
492 unsigned features;
493
494 struct mii_if_info mii;
495 struct rtl8169_counters counters;
496 };
497
498 MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
499 MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
500 module_param(rx_copybreak, int, 0);
501 MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
502 module_param(use_dac, int, 0);
503 MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
504 module_param_named(debug, debug.msg_enable, int, 0);
505 MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
506 MODULE_LICENSE("GPL");
507 MODULE_VERSION(RTL8169_VERSION);
508
509 static int rtl8169_open(struct net_device *dev);
510 static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb,
511 struct net_device *dev);
512 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance);
513 static int rtl8169_init_ring(struct net_device *dev);
514 static void rtl_hw_start(struct net_device *dev);
515 static int rtl8169_close(struct net_device *dev);
516 static void rtl_set_rx_mode(struct net_device *dev);
517 static void rtl8169_tx_timeout(struct net_device *dev);
518 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
519 static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
520 void __iomem *, u32 budget);
521 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
522 static void rtl8169_down(struct net_device *dev);
523 static void rtl8169_rx_clear(struct rtl8169_private *tp);
524 static int rtl8169_poll(struct napi_struct *napi, int budget);
525
526 static const unsigned int rtl8169_rx_config =
527 (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
528
529 static void mdio_write(void __iomem *ioaddr, int reg_addr, int value)
530 {
531 int i;
532
533 RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff));
534
535 for (i = 20; i > 0; i--) {
536 /*
537 * Check if the RTL8169 has completed writing to the specified
538 * MII register.
539 */
540 if (!(RTL_R32(PHYAR) & 0x80000000))
541 break;
542 udelay(25);
543 }
544 }
545
546 static int mdio_read(void __iomem *ioaddr, int reg_addr)
547 {
548 int i, value = -1;
549
550 RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16);
551
552 for (i = 20; i > 0; i--) {
553 /*
554 * Check if the RTL8169 has completed retrieving data from
555 * the specified MII register.
556 */
557 if (RTL_R32(PHYAR) & 0x80000000) {
558 value = RTL_R32(PHYAR) & 0xffff;
559 break;
560 }
561 udelay(25);
562 }
563 return value;
564 }
565
566 static void mdio_patch(void __iomem *ioaddr, int reg_addr, int value)
567 {
568 mdio_write(ioaddr, reg_addr, mdio_read(ioaddr, reg_addr) | value);
569 }
570
571 static void rtl_mdio_write(struct net_device *dev, int phy_id, int location,
572 int val)
573 {
574 struct rtl8169_private *tp = netdev_priv(dev);
575 void __iomem *ioaddr = tp->mmio_addr;
576
577 mdio_write(ioaddr, location, val);
578 }
579
580 static int rtl_mdio_read(struct net_device *dev, int phy_id, int location)
581 {
582 struct rtl8169_private *tp = netdev_priv(dev);
583 void __iomem *ioaddr = tp->mmio_addr;
584
585 return mdio_read(ioaddr, location);
586 }
587
588 static void rtl_ephy_write(void __iomem *ioaddr, int reg_addr, int value)
589 {
590 unsigned int i;
591
592 RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) |
593 (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
594
595 for (i = 0; i < 100; i++) {
596 if (!(RTL_R32(EPHYAR) & EPHYAR_FLAG))
597 break;
598 udelay(10);
599 }
600 }
601
602 static u16 rtl_ephy_read(void __iomem *ioaddr, int reg_addr)
603 {
604 u16 value = 0xffff;
605 unsigned int i;
606
607 RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT);
608
609 for (i = 0; i < 100; i++) {
610 if (RTL_R32(EPHYAR) & EPHYAR_FLAG) {
611 value = RTL_R32(EPHYAR) & EPHYAR_DATA_MASK;
612 break;
613 }
614 udelay(10);
615 }
616
617 return value;
618 }
619
620 static void rtl_csi_write(void __iomem *ioaddr, int addr, int value)
621 {
622 unsigned int i;
623
624 RTL_W32(CSIDR, value);
625 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) |
626 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
627
628 for (i = 0; i < 100; i++) {
629 if (!(RTL_R32(CSIAR) & CSIAR_FLAG))
630 break;
631 udelay(10);
632 }
633 }
634
635 static u32 rtl_csi_read(void __iomem *ioaddr, int addr)
636 {
637 u32 value = ~0x00;
638 unsigned int i;
639
640 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) |
641 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT);
642
643 for (i = 0; i < 100; i++) {
644 if (RTL_R32(CSIAR) & CSIAR_FLAG) {
645 value = RTL_R32(CSIDR);
646 break;
647 }
648 udelay(10);
649 }
650
651 return value;
652 }
653
654 static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
655 {
656 RTL_W16(IntrMask, 0x0000);
657
658 RTL_W16(IntrStatus, 0xffff);
659 }
660
661 static void rtl8169_asic_down(void __iomem *ioaddr)
662 {
663 RTL_W8(ChipCmd, 0x00);
664 rtl8169_irq_mask_and_ack(ioaddr);
665 RTL_R16(CPlusCmd);
666 }
667
668 static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr)
669 {
670 return RTL_R32(TBICSR) & TBIReset;
671 }
672
673 static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr)
674 {
675 return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET;
676 }
677
678 static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
679 {
680 return RTL_R32(TBICSR) & TBILinkOk;
681 }
682
683 static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
684 {
685 return RTL_R8(PHYstatus) & LinkStatus;
686 }
687
688 static void rtl8169_tbi_reset_enable(void __iomem *ioaddr)
689 {
690 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
691 }
692
693 static void rtl8169_xmii_reset_enable(void __iomem *ioaddr)
694 {
695 unsigned int val;
696
697 val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET;
698 mdio_write(ioaddr, MII_BMCR, val & 0xffff);
699 }
700
701 static void rtl8169_check_link_status(struct net_device *dev,
702 struct rtl8169_private *tp,
703 void __iomem *ioaddr)
704 {
705 unsigned long flags;
706
707 spin_lock_irqsave(&tp->lock, flags);
708 if (tp->link_ok(ioaddr)) {
709 netif_carrier_on(dev);
710 if (netif_msg_ifup(tp))
711 printk(KERN_INFO PFX "%s: link up\n", dev->name);
712 } else {
713 if (netif_msg_ifdown(tp))
714 printk(KERN_INFO PFX "%s: link down\n", dev->name);
715 netif_carrier_off(dev);
716 }
717 spin_unlock_irqrestore(&tp->lock, flags);
718 }
719
720 static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
721 {
722 struct rtl8169_private *tp = netdev_priv(dev);
723 void __iomem *ioaddr = tp->mmio_addr;
724 u8 options;
725
726 wol->wolopts = 0;
727
728 #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
729 wol->supported = WAKE_ANY;
730
731 spin_lock_irq(&tp->lock);
732
733 options = RTL_R8(Config1);
734 if (!(options & PMEnable))
735 goto out_unlock;
736
737 options = RTL_R8(Config3);
738 if (options & LinkUp)
739 wol->wolopts |= WAKE_PHY;
740 if (options & MagicPacket)
741 wol->wolopts |= WAKE_MAGIC;
742
743 options = RTL_R8(Config5);
744 if (options & UWF)
745 wol->wolopts |= WAKE_UCAST;
746 if (options & BWF)
747 wol->wolopts |= WAKE_BCAST;
748 if (options & MWF)
749 wol->wolopts |= WAKE_MCAST;
750
751 out_unlock:
752 spin_unlock_irq(&tp->lock);
753 }
754
755 static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
756 {
757 struct rtl8169_private *tp = netdev_priv(dev);
758 void __iomem *ioaddr = tp->mmio_addr;
759 unsigned int i;
760 static struct {
761 u32 opt;
762 u16 reg;
763 u8 mask;
764 } cfg[] = {
765 { WAKE_ANY, Config1, PMEnable },
766 { WAKE_PHY, Config3, LinkUp },
767 { WAKE_MAGIC, Config3, MagicPacket },
768 { WAKE_UCAST, Config5, UWF },
769 { WAKE_BCAST, Config5, BWF },
770 { WAKE_MCAST, Config5, MWF },
771 { WAKE_ANY, Config5, LanWake }
772 };
773
774 spin_lock_irq(&tp->lock);
775
776 RTL_W8(Cfg9346, Cfg9346_Unlock);
777
778 for (i = 0; i < ARRAY_SIZE(cfg); i++) {
779 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
780 if (wol->wolopts & cfg[i].opt)
781 options |= cfg[i].mask;
782 RTL_W8(cfg[i].reg, options);
783 }
784
785 RTL_W8(Cfg9346, Cfg9346_Lock);
786
787 if (wol->wolopts)
788 tp->features |= RTL_FEATURE_WOL;
789 else
790 tp->features &= ~RTL_FEATURE_WOL;
791 device_set_wakeup_enable(&tp->pci_dev->dev, wol->wolopts);
792
793 spin_unlock_irq(&tp->lock);
794
795 return 0;
796 }
797
798 static void rtl8169_get_drvinfo(struct net_device *dev,
799 struct ethtool_drvinfo *info)
800 {
801 struct rtl8169_private *tp = netdev_priv(dev);
802
803 strcpy(info->driver, MODULENAME);
804 strcpy(info->version, RTL8169_VERSION);
805 strcpy(info->bus_info, pci_name(tp->pci_dev));
806 }
807
808 static int rtl8169_get_regs_len(struct net_device *dev)
809 {
810 return R8169_REGS_SIZE;
811 }
812
813 static int rtl8169_set_speed_tbi(struct net_device *dev,
814 u8 autoneg, u16 speed, u8 duplex)
815 {
816 struct rtl8169_private *tp = netdev_priv(dev);
817 void __iomem *ioaddr = tp->mmio_addr;
818 int ret = 0;
819 u32 reg;
820
821 reg = RTL_R32(TBICSR);
822 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
823 (duplex == DUPLEX_FULL)) {
824 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
825 } else if (autoneg == AUTONEG_ENABLE)
826 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
827 else {
828 if (netif_msg_link(tp)) {
829 printk(KERN_WARNING "%s: "
830 "incorrect speed setting refused in TBI mode\n",
831 dev->name);
832 }
833 ret = -EOPNOTSUPP;
834 }
835
836 return ret;
837 }
838
839 static int rtl8169_set_speed_xmii(struct net_device *dev,
840 u8 autoneg, u16 speed, u8 duplex)
841 {
842 struct rtl8169_private *tp = netdev_priv(dev);
843 void __iomem *ioaddr = tp->mmio_addr;
844 int giga_ctrl, bmcr;
845
846 if (autoneg == AUTONEG_ENABLE) {
847 int auto_nego;
848
849 auto_nego = mdio_read(ioaddr, MII_ADVERTISE);
850 auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL |
851 ADVERTISE_100HALF | ADVERTISE_100FULL);
852 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
853
854 giga_ctrl = mdio_read(ioaddr, MII_CTRL1000);
855 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
856
857 /* The 8100e/8101e/8102e do Fast Ethernet only. */
858 if ((tp->mac_version != RTL_GIGA_MAC_VER_07) &&
859 (tp->mac_version != RTL_GIGA_MAC_VER_08) &&
860 (tp->mac_version != RTL_GIGA_MAC_VER_09) &&
861 (tp->mac_version != RTL_GIGA_MAC_VER_10) &&
862 (tp->mac_version != RTL_GIGA_MAC_VER_13) &&
863 (tp->mac_version != RTL_GIGA_MAC_VER_14) &&
864 (tp->mac_version != RTL_GIGA_MAC_VER_15) &&
865 (tp->mac_version != RTL_GIGA_MAC_VER_16)) {
866 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
867 } else if (netif_msg_link(tp)) {
868 printk(KERN_INFO "%s: PHY does not support 1000Mbps.\n",
869 dev->name);
870 }
871
872 bmcr = BMCR_ANENABLE | BMCR_ANRESTART;
873
874 if ((tp->mac_version == RTL_GIGA_MAC_VER_11) ||
875 (tp->mac_version == RTL_GIGA_MAC_VER_12) ||
876 (tp->mac_version >= RTL_GIGA_MAC_VER_17)) {
877 /*
878 * Wake up the PHY.
879 * Vendor specific (0x1f) and reserved (0x0e) MII
880 * registers.
881 */
882 mdio_write(ioaddr, 0x1f, 0x0000);
883 mdio_write(ioaddr, 0x0e, 0x0000);
884 }
885
886 mdio_write(ioaddr, MII_ADVERTISE, auto_nego);
887 mdio_write(ioaddr, MII_CTRL1000, giga_ctrl);
888 } else {
889 giga_ctrl = 0;
890
891 if (speed == SPEED_10)
892 bmcr = 0;
893 else if (speed == SPEED_100)
894 bmcr = BMCR_SPEED100;
895 else
896 return -EINVAL;
897
898 if (duplex == DUPLEX_FULL)
899 bmcr |= BMCR_FULLDPLX;
900
901 mdio_write(ioaddr, 0x1f, 0x0000);
902 }
903
904 tp->phy_1000_ctrl_reg = giga_ctrl;
905
906 mdio_write(ioaddr, MII_BMCR, bmcr);
907
908 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
909 (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
910 if ((speed == SPEED_100) && (autoneg != AUTONEG_ENABLE)) {
911 mdio_write(ioaddr, 0x17, 0x2138);
912 mdio_write(ioaddr, 0x0e, 0x0260);
913 } else {
914 mdio_write(ioaddr, 0x17, 0x2108);
915 mdio_write(ioaddr, 0x0e, 0x0000);
916 }
917 }
918
919 return 0;
920 }
921
922 static int rtl8169_set_speed(struct net_device *dev,
923 u8 autoneg, u16 speed, u8 duplex)
924 {
925 struct rtl8169_private *tp = netdev_priv(dev);
926 int ret;
927
928 ret = tp->set_speed(dev, autoneg, speed, duplex);
929
930 if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
931 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
932
933 return ret;
934 }
935
936 static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
937 {
938 struct rtl8169_private *tp = netdev_priv(dev);
939 unsigned long flags;
940 int ret;
941
942 spin_lock_irqsave(&tp->lock, flags);
943 ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex);
944 spin_unlock_irqrestore(&tp->lock, flags);
945
946 return ret;
947 }
948
949 static u32 rtl8169_get_rx_csum(struct net_device *dev)
950 {
951 struct rtl8169_private *tp = netdev_priv(dev);
952
953 return tp->cp_cmd & RxChkSum;
954 }
955
956 static int rtl8169_set_rx_csum(struct net_device *dev, u32 data)
957 {
958 struct rtl8169_private *tp = netdev_priv(dev);
959 void __iomem *ioaddr = tp->mmio_addr;
960 unsigned long flags;
961
962 spin_lock_irqsave(&tp->lock, flags);
963
964 if (data)
965 tp->cp_cmd |= RxChkSum;
966 else
967 tp->cp_cmd &= ~RxChkSum;
968
969 RTL_W16(CPlusCmd, tp->cp_cmd);
970 RTL_R16(CPlusCmd);
971
972 spin_unlock_irqrestore(&tp->lock, flags);
973
974 return 0;
975 }
976
977 #ifdef CONFIG_R8169_VLAN
978
979 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
980 struct sk_buff *skb)
981 {
982 return (tp->vlgrp && vlan_tx_tag_present(skb)) ?
983 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
984 }
985
986 static void rtl8169_vlan_rx_register(struct net_device *dev,
987 struct vlan_group *grp)
988 {
989 struct rtl8169_private *tp = netdev_priv(dev);
990 void __iomem *ioaddr = tp->mmio_addr;
991 unsigned long flags;
992
993 spin_lock_irqsave(&tp->lock, flags);
994 tp->vlgrp = grp;
995 if (tp->vlgrp)
996 tp->cp_cmd |= RxVlan;
997 else
998 tp->cp_cmd &= ~RxVlan;
999 RTL_W16(CPlusCmd, tp->cp_cmd);
1000 RTL_R16(CPlusCmd);
1001 spin_unlock_irqrestore(&tp->lock, flags);
1002 }
1003
1004 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
1005 struct sk_buff *skb)
1006 {
1007 u32 opts2 = le32_to_cpu(desc->opts2);
1008 struct vlan_group *vlgrp = tp->vlgrp;
1009 int ret;
1010
1011 if (vlgrp && (opts2 & RxVlanTag)) {
1012 vlan_hwaccel_receive_skb(skb, vlgrp, swab16(opts2 & 0xffff));
1013 ret = 0;
1014 } else
1015 ret = -1;
1016 desc->opts2 = 0;
1017 return ret;
1018 }
1019
1020 #else /* !CONFIG_R8169_VLAN */
1021
1022 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
1023 struct sk_buff *skb)
1024 {
1025 return 0;
1026 }
1027
1028 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
1029 struct sk_buff *skb)
1030 {
1031 return -1;
1032 }
1033
1034 #endif
1035
1036 static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
1037 {
1038 struct rtl8169_private *tp = netdev_priv(dev);
1039 void __iomem *ioaddr = tp->mmio_addr;
1040 u32 status;
1041
1042 cmd->supported =
1043 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
1044 cmd->port = PORT_FIBRE;
1045 cmd->transceiver = XCVR_INTERNAL;
1046
1047 status = RTL_R32(TBICSR);
1048 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0;
1049 cmd->autoneg = !!(status & TBINwEnable);
1050
1051 cmd->speed = SPEED_1000;
1052 cmd->duplex = DUPLEX_FULL; /* Always set */
1053
1054 return 0;
1055 }
1056
1057 static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
1058 {
1059 struct rtl8169_private *tp = netdev_priv(dev);
1060
1061 return mii_ethtool_gset(&tp->mii, cmd);
1062 }
1063
1064 static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1065 {
1066 struct rtl8169_private *tp = netdev_priv(dev);
1067 unsigned long flags;
1068 int rc;
1069
1070 spin_lock_irqsave(&tp->lock, flags);
1071
1072 rc = tp->get_settings(dev, cmd);
1073
1074 spin_unlock_irqrestore(&tp->lock, flags);
1075 return rc;
1076 }
1077
1078 static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
1079 void *p)
1080 {
1081 struct rtl8169_private *tp = netdev_priv(dev);
1082 unsigned long flags;
1083
1084 if (regs->len > R8169_REGS_SIZE)
1085 regs->len = R8169_REGS_SIZE;
1086
1087 spin_lock_irqsave(&tp->lock, flags);
1088 memcpy_fromio(p, tp->mmio_addr, regs->len);
1089 spin_unlock_irqrestore(&tp->lock, flags);
1090 }
1091
1092 static u32 rtl8169_get_msglevel(struct net_device *dev)
1093 {
1094 struct rtl8169_private *tp = netdev_priv(dev);
1095
1096 return tp->msg_enable;
1097 }
1098
1099 static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
1100 {
1101 struct rtl8169_private *tp = netdev_priv(dev);
1102
1103 tp->msg_enable = value;
1104 }
1105
1106 static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
1107 "tx_packets",
1108 "rx_packets",
1109 "tx_errors",
1110 "rx_errors",
1111 "rx_missed",
1112 "align_errors",
1113 "tx_single_collisions",
1114 "tx_multi_collisions",
1115 "unicast",
1116 "broadcast",
1117 "multicast",
1118 "tx_aborted",
1119 "tx_underrun",
1120 };
1121
1122 static int rtl8169_get_sset_count(struct net_device *dev, int sset)
1123 {
1124 switch (sset) {
1125 case ETH_SS_STATS:
1126 return ARRAY_SIZE(rtl8169_gstrings);
1127 default:
1128 return -EOPNOTSUPP;
1129 }
1130 }
1131
1132 static void rtl8169_update_counters(struct net_device *dev)
1133 {
1134 struct rtl8169_private *tp = netdev_priv(dev);
1135 void __iomem *ioaddr = tp->mmio_addr;
1136 struct rtl8169_counters *counters;
1137 dma_addr_t paddr;
1138 u32 cmd;
1139 int wait = 1000;
1140
1141 /*
1142 * Some chips are unable to dump tally counters when the receiver
1143 * is disabled.
1144 */
1145 if ((RTL_R8(ChipCmd) & CmdRxEnb) == 0)
1146 return;
1147
1148 counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr);
1149 if (!counters)
1150 return;
1151
1152 RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
1153 cmd = (u64)paddr & DMA_BIT_MASK(32);
1154 RTL_W32(CounterAddrLow, cmd);
1155 RTL_W32(CounterAddrLow, cmd | CounterDump);
1156
1157 while (wait--) {
1158 if ((RTL_R32(CounterAddrLow) & CounterDump) == 0) {
1159 /* copy updated counters */
1160 memcpy(&tp->counters, counters, sizeof(*counters));
1161 break;
1162 }
1163 udelay(10);
1164 }
1165
1166 RTL_W32(CounterAddrLow, 0);
1167 RTL_W32(CounterAddrHigh, 0);
1168
1169 pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr);
1170 }
1171
1172 static void rtl8169_get_ethtool_stats(struct net_device *dev,
1173 struct ethtool_stats *stats, u64 *data)
1174 {
1175 struct rtl8169_private *tp = netdev_priv(dev);
1176
1177 ASSERT_RTNL();
1178
1179 rtl8169_update_counters(dev);
1180
1181 data[0] = le64_to_cpu(tp->counters.tx_packets);
1182 data[1] = le64_to_cpu(tp->counters.rx_packets);
1183 data[2] = le64_to_cpu(tp->counters.tx_errors);
1184 data[3] = le32_to_cpu(tp->counters.rx_errors);
1185 data[4] = le16_to_cpu(tp->counters.rx_missed);
1186 data[5] = le16_to_cpu(tp->counters.align_errors);
1187 data[6] = le32_to_cpu(tp->counters.tx_one_collision);
1188 data[7] = le32_to_cpu(tp->counters.tx_multi_collision);
1189 data[8] = le64_to_cpu(tp->counters.rx_unicast);
1190 data[9] = le64_to_cpu(tp->counters.rx_broadcast);
1191 data[10] = le32_to_cpu(tp->counters.rx_multicast);
1192 data[11] = le16_to_cpu(tp->counters.tx_aborted);
1193 data[12] = le16_to_cpu(tp->counters.tx_underun);
1194 }
1195
1196 static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1197 {
1198 switch(stringset) {
1199 case ETH_SS_STATS:
1200 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1201 break;
1202 }
1203 }
1204
1205 static const struct ethtool_ops rtl8169_ethtool_ops = {
1206 .get_drvinfo = rtl8169_get_drvinfo,
1207 .get_regs_len = rtl8169_get_regs_len,
1208 .get_link = ethtool_op_get_link,
1209 .get_settings = rtl8169_get_settings,
1210 .set_settings = rtl8169_set_settings,
1211 .get_msglevel = rtl8169_get_msglevel,
1212 .set_msglevel = rtl8169_set_msglevel,
1213 .get_rx_csum = rtl8169_get_rx_csum,
1214 .set_rx_csum = rtl8169_set_rx_csum,
1215 .set_tx_csum = ethtool_op_set_tx_csum,
1216 .set_sg = ethtool_op_set_sg,
1217 .set_tso = ethtool_op_set_tso,
1218 .get_regs = rtl8169_get_regs,
1219 .get_wol = rtl8169_get_wol,
1220 .set_wol = rtl8169_set_wol,
1221 .get_strings = rtl8169_get_strings,
1222 .get_sset_count = rtl8169_get_sset_count,
1223 .get_ethtool_stats = rtl8169_get_ethtool_stats,
1224 };
1225
1226 static void rtl8169_get_mac_version(struct rtl8169_private *tp,
1227 void __iomem *ioaddr)
1228 {
1229 /*
1230 * The driver currently handles the 8168Bf and the 8168Be identically
1231 * but they can be identified more specifically through the test below
1232 * if needed:
1233 *
1234 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
1235 *
1236 * Same thing for the 8101Eb and the 8101Ec:
1237 *
1238 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
1239 */
1240 const struct {
1241 u32 mask;
1242 u32 val;
1243 int mac_version;
1244 } mac_info[] = {
1245 /* 8168D family. */
1246 { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_25 },
1247
1248 /* 8168C family. */
1249 { 0x7cf00000, 0x3ca00000, RTL_GIGA_MAC_VER_24 },
1250 { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23 },
1251 { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
1252 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24 },
1253 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
1254 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
1255 { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21 },
1256 { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22 },
1257 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22 },
1258
1259 /* 8168B family. */
1260 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
1261 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
1262 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
1263 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
1264
1265 /* 8101 family. */
1266 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 },
1267 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 },
1268 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 },
1269 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 },
1270 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 },
1271 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 },
1272 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
1273 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 },
1274 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
1275 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 },
1276 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 },
1277 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
1278 /* FIXME: where did these entries come from ? -- FR */
1279 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
1280 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
1281
1282 /* 8110 family. */
1283 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
1284 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
1285 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
1286 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
1287 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
1288 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
1289
1290 /* Catch-all */
1291 { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE }
1292 }, *p = mac_info;
1293 u32 reg;
1294
1295 reg = RTL_R32(TxConfig);
1296 while ((reg & p->mask) != p->val)
1297 p++;
1298 tp->mac_version = p->mac_version;
1299 }
1300
1301 static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1302 {
1303 dprintk("mac_version = 0x%02x\n", tp->mac_version);
1304 }
1305
1306 struct phy_reg {
1307 u16 reg;
1308 u16 val;
1309 };
1310
1311 static void rtl_phy_write(void __iomem *ioaddr, struct phy_reg *regs, int len)
1312 {
1313 while (len-- > 0) {
1314 mdio_write(ioaddr, regs->reg, regs->val);
1315 regs++;
1316 }
1317 }
1318
1319 static void rtl8169s_hw_phy_config(void __iomem *ioaddr)
1320 {
1321 struct phy_reg phy_reg_init[] = {
1322 { 0x1f, 0x0001 },
1323 { 0x06, 0x006e },
1324 { 0x08, 0x0708 },
1325 { 0x15, 0x4000 },
1326 { 0x18, 0x65c7 },
1327
1328 { 0x1f, 0x0001 },
1329 { 0x03, 0x00a1 },
1330 { 0x02, 0x0008 },
1331 { 0x01, 0x0120 },
1332 { 0x00, 0x1000 },
1333 { 0x04, 0x0800 },
1334 { 0x04, 0x0000 },
1335
1336 { 0x03, 0xff41 },
1337 { 0x02, 0xdf60 },
1338 { 0x01, 0x0140 },
1339 { 0x00, 0x0077 },
1340 { 0x04, 0x7800 },
1341 { 0x04, 0x7000 },
1342
1343 { 0x03, 0x802f },
1344 { 0x02, 0x4f02 },
1345 { 0x01, 0x0409 },
1346 { 0x00, 0xf0f9 },
1347 { 0x04, 0x9800 },
1348 { 0x04, 0x9000 },
1349
1350 { 0x03, 0xdf01 },
1351 { 0x02, 0xdf20 },
1352 { 0x01, 0xff95 },
1353 { 0x00, 0xba00 },
1354 { 0x04, 0xa800 },
1355 { 0x04, 0xa000 },
1356
1357 { 0x03, 0xff41 },
1358 { 0x02, 0xdf20 },
1359 { 0x01, 0x0140 },
1360 { 0x00, 0x00bb },
1361 { 0x04, 0xb800 },
1362 { 0x04, 0xb000 },
1363
1364 { 0x03, 0xdf41 },
1365 { 0x02, 0xdc60 },
1366 { 0x01, 0x6340 },
1367 { 0x00, 0x007d },
1368 { 0x04, 0xd800 },
1369 { 0x04, 0xd000 },
1370
1371 { 0x03, 0xdf01 },
1372 { 0x02, 0xdf20 },
1373 { 0x01, 0x100a },
1374 { 0x00, 0xa0ff },
1375 { 0x04, 0xf800 },
1376 { 0x04, 0xf000 },
1377
1378 { 0x1f, 0x0000 },
1379 { 0x0b, 0x0000 },
1380 { 0x00, 0x9200 }
1381 };
1382
1383 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1384 }
1385
1386 static void rtl8169sb_hw_phy_config(void __iomem *ioaddr)
1387 {
1388 struct phy_reg phy_reg_init[] = {
1389 { 0x1f, 0x0002 },
1390 { 0x01, 0x90d0 },
1391 { 0x1f, 0x0000 }
1392 };
1393
1394 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1395 }
1396
1397 static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private *tp,
1398 void __iomem *ioaddr)
1399 {
1400 struct pci_dev *pdev = tp->pci_dev;
1401 u16 vendor_id, device_id;
1402
1403 pci_read_config_word(pdev, PCI_SUBSYSTEM_VENDOR_ID, &vendor_id);
1404 pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &device_id);
1405
1406 if ((vendor_id != PCI_VENDOR_ID_GIGABYTE) || (device_id != 0xe000))
1407 return;
1408
1409 mdio_write(ioaddr, 0x1f, 0x0001);
1410 mdio_write(ioaddr, 0x10, 0xf01b);
1411 mdio_write(ioaddr, 0x1f, 0x0000);
1412 }
1413
1414 static void rtl8169scd_hw_phy_config(struct rtl8169_private *tp,
1415 void __iomem *ioaddr)
1416 {
1417 struct phy_reg phy_reg_init[] = {
1418 { 0x1f, 0x0001 },
1419 { 0x04, 0x0000 },
1420 { 0x03, 0x00a1 },
1421 { 0x02, 0x0008 },
1422 { 0x01, 0x0120 },
1423 { 0x00, 0x1000 },
1424 { 0x04, 0x0800 },
1425 { 0x04, 0x9000 },
1426 { 0x03, 0x802f },
1427 { 0x02, 0x4f02 },
1428 { 0x01, 0x0409 },
1429 { 0x00, 0xf099 },
1430 { 0x04, 0x9800 },
1431 { 0x04, 0xa000 },
1432 { 0x03, 0xdf01 },
1433 { 0x02, 0xdf20 },
1434 { 0x01, 0xff95 },
1435 { 0x00, 0xba00 },
1436 { 0x04, 0xa800 },
1437 { 0x04, 0xf000 },
1438 { 0x03, 0xdf01 },
1439 { 0x02, 0xdf20 },
1440 { 0x01, 0x101a },
1441 { 0x00, 0xa0ff },
1442 { 0x04, 0xf800 },
1443 { 0x04, 0x0000 },
1444 { 0x1f, 0x0000 },
1445
1446 { 0x1f, 0x0001 },
1447 { 0x10, 0xf41b },
1448 { 0x14, 0xfb54 },
1449 { 0x18, 0xf5c7 },
1450 { 0x1f, 0x0000 },
1451
1452 { 0x1f, 0x0001 },
1453 { 0x17, 0x0cc0 },
1454 { 0x1f, 0x0000 }
1455 };
1456
1457 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1458
1459 rtl8169scd_hw_phy_config_quirk(tp, ioaddr);
1460 }
1461
1462 static void rtl8169sce_hw_phy_config(void __iomem *ioaddr)
1463 {
1464 struct phy_reg phy_reg_init[] = {
1465 { 0x1f, 0x0001 },
1466 { 0x04, 0x0000 },
1467 { 0x03, 0x00a1 },
1468 { 0x02, 0x0008 },
1469 { 0x01, 0x0120 },
1470 { 0x00, 0x1000 },
1471 { 0x04, 0x0800 },
1472 { 0x04, 0x9000 },
1473 { 0x03, 0x802f },
1474 { 0x02, 0x4f02 },
1475 { 0x01, 0x0409 },
1476 { 0x00, 0xf099 },
1477 { 0x04, 0x9800 },
1478 { 0x04, 0xa000 },
1479 { 0x03, 0xdf01 },
1480 { 0x02, 0xdf20 },
1481 { 0x01, 0xff95 },
1482 { 0x00, 0xba00 },
1483 { 0x04, 0xa800 },
1484 { 0x04, 0xf000 },
1485 { 0x03, 0xdf01 },
1486 { 0x02, 0xdf20 },
1487 { 0x01, 0x101a },
1488 { 0x00, 0xa0ff },
1489 { 0x04, 0xf800 },
1490 { 0x04, 0x0000 },
1491 { 0x1f, 0x0000 },
1492
1493 { 0x1f, 0x0001 },
1494 { 0x0b, 0x8480 },
1495 { 0x1f, 0x0000 },
1496
1497 { 0x1f, 0x0001 },
1498 { 0x18, 0x67c7 },
1499 { 0x04, 0x2000 },
1500 { 0x03, 0x002f },
1501 { 0x02, 0x4360 },
1502 { 0x01, 0x0109 },
1503 { 0x00, 0x3022 },
1504 { 0x04, 0x2800 },
1505 { 0x1f, 0x0000 },
1506
1507 { 0x1f, 0x0001 },
1508 { 0x17, 0x0cc0 },
1509 { 0x1f, 0x0000 }
1510 };
1511
1512 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1513 }
1514
1515 static void rtl8168bb_hw_phy_config(void __iomem *ioaddr)
1516 {
1517 struct phy_reg phy_reg_init[] = {
1518 { 0x10, 0xf41b },
1519 { 0x1f, 0x0000 }
1520 };
1521
1522 mdio_write(ioaddr, 0x1f, 0x0001);
1523 mdio_patch(ioaddr, 0x16, 1 << 0);
1524
1525 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1526 }
1527
1528 static void rtl8168bef_hw_phy_config(void __iomem *ioaddr)
1529 {
1530 struct phy_reg phy_reg_init[] = {
1531 { 0x1f, 0x0001 },
1532 { 0x10, 0xf41b },
1533 { 0x1f, 0x0000 }
1534 };
1535
1536 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1537 }
1538
1539 static void rtl8168cp_1_hw_phy_config(void __iomem *ioaddr)
1540 {
1541 struct phy_reg phy_reg_init[] = {
1542 { 0x1f, 0x0000 },
1543 { 0x1d, 0x0f00 },
1544 { 0x1f, 0x0002 },
1545 { 0x0c, 0x1ec8 },
1546 { 0x1f, 0x0000 }
1547 };
1548
1549 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1550 }
1551
1552 static void rtl8168cp_2_hw_phy_config(void __iomem *ioaddr)
1553 {
1554 struct phy_reg phy_reg_init[] = {
1555 { 0x1f, 0x0001 },
1556 { 0x1d, 0x3d98 },
1557 { 0x1f, 0x0000 }
1558 };
1559
1560 mdio_write(ioaddr, 0x1f, 0x0000);
1561 mdio_patch(ioaddr, 0x14, 1 << 5);
1562 mdio_patch(ioaddr, 0x0d, 1 << 5);
1563
1564 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1565 }
1566
1567 static void rtl8168c_1_hw_phy_config(void __iomem *ioaddr)
1568 {
1569 struct phy_reg phy_reg_init[] = {
1570 { 0x1f, 0x0001 },
1571 { 0x12, 0x2300 },
1572 { 0x1f, 0x0002 },
1573 { 0x00, 0x88d4 },
1574 { 0x01, 0x82b1 },
1575 { 0x03, 0x7002 },
1576 { 0x08, 0x9e30 },
1577 { 0x09, 0x01f0 },
1578 { 0x0a, 0x5500 },
1579 { 0x0c, 0x00c8 },
1580 { 0x1f, 0x0003 },
1581 { 0x12, 0xc096 },
1582 { 0x16, 0x000a },
1583 { 0x1f, 0x0000 },
1584 { 0x1f, 0x0000 },
1585 { 0x09, 0x2000 },
1586 { 0x09, 0x0000 }
1587 };
1588
1589 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1590
1591 mdio_patch(ioaddr, 0x14, 1 << 5);
1592 mdio_patch(ioaddr, 0x0d, 1 << 5);
1593 mdio_write(ioaddr, 0x1f, 0x0000);
1594 }
1595
1596 static void rtl8168c_2_hw_phy_config(void __iomem *ioaddr)
1597 {
1598 struct phy_reg phy_reg_init[] = {
1599 { 0x1f, 0x0001 },
1600 { 0x12, 0x2300 },
1601 { 0x03, 0x802f },
1602 { 0x02, 0x4f02 },
1603 { 0x01, 0x0409 },
1604 { 0x00, 0xf099 },
1605 { 0x04, 0x9800 },
1606 { 0x04, 0x9000 },
1607 { 0x1d, 0x3d98 },
1608 { 0x1f, 0x0002 },
1609 { 0x0c, 0x7eb8 },
1610 { 0x06, 0x0761 },
1611 { 0x1f, 0x0003 },
1612 { 0x16, 0x0f0a },
1613 { 0x1f, 0x0000 }
1614 };
1615
1616 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1617
1618 mdio_patch(ioaddr, 0x16, 1 << 0);
1619 mdio_patch(ioaddr, 0x14, 1 << 5);
1620 mdio_patch(ioaddr, 0x0d, 1 << 5);
1621 mdio_write(ioaddr, 0x1f, 0x0000);
1622 }
1623
1624 static void rtl8168c_3_hw_phy_config(void __iomem *ioaddr)
1625 {
1626 struct phy_reg phy_reg_init[] = {
1627 { 0x1f, 0x0001 },
1628 { 0x12, 0x2300 },
1629 { 0x1d, 0x3d98 },
1630 { 0x1f, 0x0002 },
1631 { 0x0c, 0x7eb8 },
1632 { 0x06, 0x5461 },
1633 { 0x1f, 0x0003 },
1634 { 0x16, 0x0f0a },
1635 { 0x1f, 0x0000 }
1636 };
1637
1638 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1639
1640 mdio_patch(ioaddr, 0x16, 1 << 0);
1641 mdio_patch(ioaddr, 0x14, 1 << 5);
1642 mdio_patch(ioaddr, 0x0d, 1 << 5);
1643 mdio_write(ioaddr, 0x1f, 0x0000);
1644 }
1645
1646 static void rtl8168c_4_hw_phy_config(void __iomem *ioaddr)
1647 {
1648 rtl8168c_3_hw_phy_config(ioaddr);
1649 }
1650
1651 static void rtl8168d_hw_phy_config(void __iomem *ioaddr)
1652 {
1653 struct phy_reg phy_reg_init_0[] = {
1654 { 0x1f, 0x0001 },
1655 { 0x09, 0x2770 },
1656 { 0x08, 0x04d0 },
1657 { 0x0b, 0xad15 },
1658 { 0x0c, 0x5bf0 },
1659 { 0x1c, 0xf101 },
1660 { 0x1f, 0x0003 },
1661 { 0x14, 0x94d7 },
1662 { 0x12, 0xf4d6 },
1663 { 0x09, 0xca0f },
1664 { 0x1f, 0x0002 },
1665 { 0x0b, 0x0b10 },
1666 { 0x0c, 0xd1f7 },
1667 { 0x1f, 0x0002 },
1668 { 0x06, 0x5461 },
1669 { 0x1f, 0x0002 },
1670 { 0x05, 0x6662 },
1671 { 0x1f, 0x0000 },
1672 { 0x14, 0x0060 },
1673 { 0x1f, 0x0000 },
1674 { 0x0d, 0xf8a0 },
1675 { 0x1f, 0x0005 },
1676 { 0x05, 0xffc2 }
1677 };
1678
1679 rtl_phy_write(ioaddr, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0));
1680
1681 if (mdio_read(ioaddr, 0x06) == 0xc400) {
1682 struct phy_reg phy_reg_init_1[] = {
1683 { 0x1f, 0x0005 },
1684 { 0x01, 0x0300 },
1685 { 0x1f, 0x0000 },
1686 { 0x11, 0x401c },
1687 { 0x16, 0x4100 },
1688 { 0x1f, 0x0005 },
1689 { 0x07, 0x0010 },
1690 { 0x05, 0x83dc },
1691 { 0x06, 0x087d },
1692 { 0x05, 0x8300 },
1693 { 0x06, 0x0101 },
1694 { 0x06, 0x05f8 },
1695 { 0x06, 0xf9fa },
1696 { 0x06, 0xfbef },
1697 { 0x06, 0x79e2 },
1698 { 0x06, 0x835f },
1699 { 0x06, 0xe0f8 },
1700 { 0x06, 0x9ae1 },
1701 { 0x06, 0xf89b },
1702 { 0x06, 0xef31 },
1703 { 0x06, 0x3b65 },
1704 { 0x06, 0xaa07 },
1705 { 0x06, 0x81e4 },
1706 { 0x06, 0xf89a },
1707 { 0x06, 0xe5f8 },
1708 { 0x06, 0x9baf },
1709 { 0x06, 0x06ae },
1710 { 0x05, 0x83dc },
1711 { 0x06, 0x8300 },
1712 };
1713
1714 rtl_phy_write(ioaddr, phy_reg_init_1,
1715 ARRAY_SIZE(phy_reg_init_1));
1716 }
1717
1718 mdio_write(ioaddr, 0x1f, 0x0000);
1719 }
1720
1721 static void rtl8102e_hw_phy_config(void __iomem *ioaddr)
1722 {
1723 struct phy_reg phy_reg_init[] = {
1724 { 0x1f, 0x0003 },
1725 { 0x08, 0x441d },
1726 { 0x01, 0x9100 },
1727 { 0x1f, 0x0000 }
1728 };
1729
1730 mdio_write(ioaddr, 0x1f, 0x0000);
1731 mdio_patch(ioaddr, 0x11, 1 << 12);
1732 mdio_patch(ioaddr, 0x19, 1 << 13);
1733 mdio_patch(ioaddr, 0x10, 1 << 15);
1734
1735 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init));
1736 }
1737
1738 static void rtl_hw_phy_config(struct net_device *dev)
1739 {
1740 struct rtl8169_private *tp = netdev_priv(dev);
1741 void __iomem *ioaddr = tp->mmio_addr;
1742
1743 rtl8169_print_mac_version(tp);
1744
1745 switch (tp->mac_version) {
1746 case RTL_GIGA_MAC_VER_01:
1747 break;
1748 case RTL_GIGA_MAC_VER_02:
1749 case RTL_GIGA_MAC_VER_03:
1750 rtl8169s_hw_phy_config(ioaddr);
1751 break;
1752 case RTL_GIGA_MAC_VER_04:
1753 rtl8169sb_hw_phy_config(ioaddr);
1754 break;
1755 case RTL_GIGA_MAC_VER_05:
1756 rtl8169scd_hw_phy_config(tp, ioaddr);
1757 break;
1758 case RTL_GIGA_MAC_VER_06:
1759 rtl8169sce_hw_phy_config(ioaddr);
1760 break;
1761 case RTL_GIGA_MAC_VER_07:
1762 case RTL_GIGA_MAC_VER_08:
1763 case RTL_GIGA_MAC_VER_09:
1764 rtl8102e_hw_phy_config(ioaddr);
1765 break;
1766 case RTL_GIGA_MAC_VER_11:
1767 rtl8168bb_hw_phy_config(ioaddr);
1768 break;
1769 case RTL_GIGA_MAC_VER_12:
1770 rtl8168bef_hw_phy_config(ioaddr);
1771 break;
1772 case RTL_GIGA_MAC_VER_17:
1773 rtl8168bef_hw_phy_config(ioaddr);
1774 break;
1775 case RTL_GIGA_MAC_VER_18:
1776 rtl8168cp_1_hw_phy_config(ioaddr);
1777 break;
1778 case RTL_GIGA_MAC_VER_19:
1779 rtl8168c_1_hw_phy_config(ioaddr);
1780 break;
1781 case RTL_GIGA_MAC_VER_20:
1782 rtl8168c_2_hw_phy_config(ioaddr);
1783 break;
1784 case RTL_GIGA_MAC_VER_21:
1785 rtl8168c_3_hw_phy_config(ioaddr);
1786 break;
1787 case RTL_GIGA_MAC_VER_22:
1788 rtl8168c_4_hw_phy_config(ioaddr);
1789 break;
1790 case RTL_GIGA_MAC_VER_23:
1791 case RTL_GIGA_MAC_VER_24:
1792 rtl8168cp_2_hw_phy_config(ioaddr);
1793 break;
1794 case RTL_GIGA_MAC_VER_25:
1795 rtl8168d_hw_phy_config(ioaddr);
1796 break;
1797
1798 default:
1799 break;
1800 }
1801 }
1802
1803 static void rtl8169_phy_timer(unsigned long __opaque)
1804 {
1805 struct net_device *dev = (struct net_device *)__opaque;
1806 struct rtl8169_private *tp = netdev_priv(dev);
1807 struct timer_list *timer = &tp->timer;
1808 void __iomem *ioaddr = tp->mmio_addr;
1809 unsigned long timeout = RTL8169_PHY_TIMEOUT;
1810
1811 assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
1812
1813 if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1814 return;
1815
1816 spin_lock_irq(&tp->lock);
1817
1818 if (tp->phy_reset_pending(ioaddr)) {
1819 /*
1820 * A busy loop could burn quite a few cycles on nowadays CPU.
1821 * Let's delay the execution of the timer for a few ticks.
1822 */
1823 timeout = HZ/10;
1824 goto out_mod_timer;
1825 }
1826
1827 if (tp->link_ok(ioaddr))
1828 goto out_unlock;
1829
1830 if (netif_msg_link(tp))
1831 printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name);
1832
1833 tp->phy_reset_enable(ioaddr);
1834
1835 out_mod_timer:
1836 mod_timer(timer, jiffies + timeout);
1837 out_unlock:
1838 spin_unlock_irq(&tp->lock);
1839 }
1840
1841 static inline void rtl8169_delete_timer(struct net_device *dev)
1842 {
1843 struct rtl8169_private *tp = netdev_priv(dev);
1844 struct timer_list *timer = &tp->timer;
1845
1846 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1847 return;
1848
1849 del_timer_sync(timer);
1850 }
1851
1852 static inline void rtl8169_request_timer(struct net_device *dev)
1853 {
1854 struct rtl8169_private *tp = netdev_priv(dev);
1855 struct timer_list *timer = &tp->timer;
1856
1857 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1858 return;
1859
1860 mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT);
1861 }
1862
1863 #ifdef CONFIG_NET_POLL_CONTROLLER
1864 /*
1865 * Polling 'interrupt' - used by things like netconsole to send skbs
1866 * without having to re-enable interrupts. It's not called while
1867 * the interrupt routine is executing.
1868 */
1869 static void rtl8169_netpoll(struct net_device *dev)
1870 {
1871 struct rtl8169_private *tp = netdev_priv(dev);
1872 struct pci_dev *pdev = tp->pci_dev;
1873
1874 disable_irq(pdev->irq);
1875 rtl8169_interrupt(pdev->irq, dev);
1876 enable_irq(pdev->irq);
1877 }
1878 #endif
1879
1880 static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
1881 void __iomem *ioaddr)
1882 {
1883 iounmap(ioaddr);
1884 pci_release_regions(pdev);
1885 pci_disable_device(pdev);
1886 free_netdev(dev);
1887 }
1888
1889 static void rtl8169_phy_reset(struct net_device *dev,
1890 struct rtl8169_private *tp)
1891 {
1892 void __iomem *ioaddr = tp->mmio_addr;
1893 unsigned int i;
1894
1895 tp->phy_reset_enable(ioaddr);
1896 for (i = 0; i < 100; i++) {
1897 if (!tp->phy_reset_pending(ioaddr))
1898 return;
1899 msleep(1);
1900 }
1901 if (netif_msg_link(tp))
1902 printk(KERN_ERR "%s: PHY reset failed.\n", dev->name);
1903 }
1904
1905 static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
1906 {
1907 void __iomem *ioaddr = tp->mmio_addr;
1908
1909 rtl_hw_phy_config(dev);
1910
1911 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) {
1912 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1913 RTL_W8(0x82, 0x01);
1914 }
1915
1916 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
1917
1918 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
1919 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08);
1920
1921 if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
1922 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1923 RTL_W8(0x82, 0x01);
1924 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
1925 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0
1926 }
1927
1928 rtl8169_phy_reset(dev, tp);
1929
1930 /*
1931 * rtl8169_set_speed_xmii takes good care of the Fast Ethernet
1932 * only 8101. Don't panic.
1933 */
1934 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL);
1935
1936 if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp))
1937 printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name);
1938 }
1939
1940 static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
1941 {
1942 void __iomem *ioaddr = tp->mmio_addr;
1943 u32 high;
1944 u32 low;
1945
1946 low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24);
1947 high = addr[4] | (addr[5] << 8);
1948
1949 spin_lock_irq(&tp->lock);
1950
1951 RTL_W8(Cfg9346, Cfg9346_Unlock);
1952 RTL_W32(MAC0, low);
1953 RTL_W32(MAC4, high);
1954 RTL_W8(Cfg9346, Cfg9346_Lock);
1955
1956 spin_unlock_irq(&tp->lock);
1957 }
1958
1959 static int rtl_set_mac_address(struct net_device *dev, void *p)
1960 {
1961 struct rtl8169_private *tp = netdev_priv(dev);
1962 struct sockaddr *addr = p;
1963
1964 if (!is_valid_ether_addr(addr->sa_data))
1965 return -EADDRNOTAVAIL;
1966
1967 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
1968
1969 rtl_rar_set(tp, dev->dev_addr);
1970
1971 return 0;
1972 }
1973
1974 static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1975 {
1976 struct rtl8169_private *tp = netdev_priv(dev);
1977 struct mii_ioctl_data *data = if_mii(ifr);
1978
1979 return netif_running(dev) ? tp->do_ioctl(tp, data, cmd) : -ENODEV;
1980 }
1981
1982 static int rtl_xmii_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd)
1983 {
1984 switch (cmd) {
1985 case SIOCGMIIPHY:
1986 data->phy_id = 32; /* Internal PHY */
1987 return 0;
1988
1989 case SIOCGMIIREG:
1990 data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f);
1991 return 0;
1992
1993 case SIOCSMIIREG:
1994 if (!capable(CAP_NET_ADMIN))
1995 return -EPERM;
1996 mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in);
1997 return 0;
1998 }
1999 return -EOPNOTSUPP;
2000 }
2001
2002 static int rtl_tbi_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd)
2003 {
2004 return -EOPNOTSUPP;
2005 }
2006
2007 static const struct rtl_cfg_info {
2008 void (*hw_start)(struct net_device *);
2009 unsigned int region;
2010 unsigned int align;
2011 u16 intr_event;
2012 u16 napi_event;
2013 unsigned features;
2014 u8 default_ver;
2015 } rtl_cfg_infos [] = {
2016 [RTL_CFG_0] = {
2017 .hw_start = rtl_hw_start_8169,
2018 .region = 1,
2019 .align = 0,
2020 .intr_event = SYSErr | LinkChg | RxOverflow |
2021 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
2022 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
2023 .features = RTL_FEATURE_GMII,
2024 .default_ver = RTL_GIGA_MAC_VER_01,
2025 },
2026 [RTL_CFG_1] = {
2027 .hw_start = rtl_hw_start_8168,
2028 .region = 2,
2029 .align = 8,
2030 .intr_event = SYSErr | LinkChg | RxOverflow |
2031 TxErr | TxOK | RxOK | RxErr,
2032 .napi_event = TxErr | TxOK | RxOK | RxOverflow,
2033 .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI,
2034 .default_ver = RTL_GIGA_MAC_VER_11,
2035 },
2036 [RTL_CFG_2] = {
2037 .hw_start = rtl_hw_start_8101,
2038 .region = 2,
2039 .align = 8,
2040 .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout |
2041 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
2042 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
2043 .features = RTL_FEATURE_MSI,
2044 .default_ver = RTL_GIGA_MAC_VER_13,
2045 }
2046 };
2047
2048 /* Cfg9346_Unlock assumed. */
2049 static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr,
2050 const struct rtl_cfg_info *cfg)
2051 {
2052 unsigned msi = 0;
2053 u8 cfg2;
2054
2055 cfg2 = RTL_R8(Config2) & ~MSIEnable;
2056 if (cfg->features & RTL_FEATURE_MSI) {
2057 if (pci_enable_msi(pdev)) {
2058 dev_info(&pdev->dev, "no MSI. Back to INTx.\n");
2059 } else {
2060 cfg2 |= MSIEnable;
2061 msi = RTL_FEATURE_MSI;
2062 }
2063 }
2064 RTL_W8(Config2, cfg2);
2065 return msi;
2066 }
2067
2068 static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp)
2069 {
2070 if (tp->features & RTL_FEATURE_MSI) {
2071 pci_disable_msi(pdev);
2072 tp->features &= ~RTL_FEATURE_MSI;
2073 }
2074 }
2075
2076 static const struct net_device_ops rtl8169_netdev_ops = {
2077 .ndo_open = rtl8169_open,
2078 .ndo_stop = rtl8169_close,
2079 .ndo_get_stats = rtl8169_get_stats,
2080 .ndo_start_xmit = rtl8169_start_xmit,
2081 .ndo_tx_timeout = rtl8169_tx_timeout,
2082 .ndo_validate_addr = eth_validate_addr,
2083 .ndo_change_mtu = rtl8169_change_mtu,
2084 .ndo_set_mac_address = rtl_set_mac_address,
2085 .ndo_do_ioctl = rtl8169_ioctl,
2086 .ndo_set_multicast_list = rtl_set_rx_mode,
2087 #ifdef CONFIG_R8169_VLAN
2088 .ndo_vlan_rx_register = rtl8169_vlan_rx_register,
2089 #endif
2090 #ifdef CONFIG_NET_POLL_CONTROLLER
2091 .ndo_poll_controller = rtl8169_netpoll,
2092 #endif
2093
2094 };
2095
2096 static int __devinit
2097 rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
2098 {
2099 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data;
2100 const unsigned int region = cfg->region;
2101 struct rtl8169_private *tp;
2102 struct mii_if_info *mii;
2103 struct net_device *dev;
2104 void __iomem *ioaddr;
2105 unsigned int i;
2106 int rc;
2107
2108 if (netif_msg_drv(&debug)) {
2109 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
2110 MODULENAME, RTL8169_VERSION);
2111 }
2112
2113 dev = alloc_etherdev(sizeof (*tp));
2114 if (!dev) {
2115 if (netif_msg_drv(&debug))
2116 dev_err(&pdev->dev, "unable to alloc new ethernet\n");
2117 rc = -ENOMEM;
2118 goto out;
2119 }
2120
2121 SET_NETDEV_DEV(dev, &pdev->dev);
2122 dev->netdev_ops = &rtl8169_netdev_ops;
2123 tp = netdev_priv(dev);
2124 tp->dev = dev;
2125 tp->pci_dev = pdev;
2126 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
2127
2128 mii = &tp->mii;
2129 mii->dev = dev;
2130 mii->mdio_read = rtl_mdio_read;
2131 mii->mdio_write = rtl_mdio_write;
2132 mii->phy_id_mask = 0x1f;
2133 mii->reg_num_mask = 0x1f;
2134 mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII);
2135
2136 /* enable device (incl. PCI PM wakeup and hotplug setup) */
2137 rc = pci_enable_device(pdev);
2138 if (rc < 0) {
2139 if (netif_msg_probe(tp))
2140 dev_err(&pdev->dev, "enable failure\n");
2141 goto err_out_free_dev_1;
2142 }
2143
2144 rc = pci_set_mwi(pdev);
2145 if (rc < 0)
2146 goto err_out_disable_2;
2147
2148 /* make sure PCI base addr 1 is MMIO */
2149 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
2150 if (netif_msg_probe(tp)) {
2151 dev_err(&pdev->dev,
2152 "region #%d not an MMIO resource, aborting\n",
2153 region);
2154 }
2155 rc = -ENODEV;
2156 goto err_out_mwi_3;
2157 }
2158
2159 /* check for weird/broken PCI region reporting */
2160 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
2161 if (netif_msg_probe(tp)) {
2162 dev_err(&pdev->dev,
2163 "Invalid PCI region size(s), aborting\n");
2164 }
2165 rc = -ENODEV;
2166 goto err_out_mwi_3;
2167 }
2168
2169 rc = pci_request_regions(pdev, MODULENAME);
2170 if (rc < 0) {
2171 if (netif_msg_probe(tp))
2172 dev_err(&pdev->dev, "could not request regions.\n");
2173 goto err_out_mwi_3;
2174 }
2175
2176 tp->cp_cmd = PCIMulRW | RxChkSum;
2177
2178 if ((sizeof(dma_addr_t) > 4) &&
2179 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && use_dac) {
2180 tp->cp_cmd |= PCIDAC;
2181 dev->features |= NETIF_F_HIGHDMA;
2182 } else {
2183 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
2184 if (rc < 0) {
2185 if (netif_msg_probe(tp)) {
2186 dev_err(&pdev->dev,
2187 "DMA configuration failed.\n");
2188 }
2189 goto err_out_free_res_4;
2190 }
2191 }
2192
2193 /* ioremap MMIO region */
2194 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
2195 if (!ioaddr) {
2196 if (netif_msg_probe(tp))
2197 dev_err(&pdev->dev, "cannot remap MMIO, aborting\n");
2198 rc = -EIO;
2199 goto err_out_free_res_4;
2200 }
2201
2202 tp->pcie_cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2203 if (!tp->pcie_cap && netif_msg_probe(tp))
2204 dev_info(&pdev->dev, "no PCI Express capability\n");
2205
2206 RTL_W16(IntrMask, 0x0000);
2207
2208 /* Soft reset the chip. */
2209 RTL_W8(ChipCmd, CmdReset);
2210
2211 /* Check that the chip has finished the reset. */
2212 for (i = 0; i < 100; i++) {
2213 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
2214 break;
2215 msleep_interruptible(1);
2216 }
2217
2218 RTL_W16(IntrStatus, 0xffff);
2219
2220 pci_set_master(pdev);
2221
2222 /* Identify chip attached to board */
2223 rtl8169_get_mac_version(tp, ioaddr);
2224
2225 /* Use appropriate default if unknown */
2226 if (tp->mac_version == RTL_GIGA_MAC_NONE) {
2227 if (netif_msg_probe(tp)) {
2228 dev_notice(&pdev->dev,
2229 "unknown MAC, using family default\n");
2230 }
2231 tp->mac_version = cfg->default_ver;
2232 }
2233
2234 rtl8169_print_mac_version(tp);
2235
2236 for (i = 0; i < ARRAY_SIZE(rtl_chip_info); i++) {
2237 if (tp->mac_version == rtl_chip_info[i].mac_version)
2238 break;
2239 }
2240 if (i == ARRAY_SIZE(rtl_chip_info)) {
2241 dev_err(&pdev->dev,
2242 "driver bug, MAC version not found in rtl_chip_info\n");
2243 goto err_out_msi_5;
2244 }
2245 tp->chipset = i;
2246
2247 RTL_W8(Cfg9346, Cfg9346_Unlock);
2248 RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
2249 RTL_W8(Config5, RTL_R8(Config5) & PMEStatus);
2250 if ((RTL_R8(Config3) & (LinkUp | MagicPacket)) != 0)
2251 tp->features |= RTL_FEATURE_WOL;
2252 if ((RTL_R8(Config5) & (UWF | BWF | MWF)) != 0)
2253 tp->features |= RTL_FEATURE_WOL;
2254 tp->features |= rtl_try_msi(pdev, ioaddr, cfg);
2255 RTL_W8(Cfg9346, Cfg9346_Lock);
2256
2257 if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) &&
2258 (RTL_R8(PHYstatus) & TBI_Enable)) {
2259 tp->set_speed = rtl8169_set_speed_tbi;
2260 tp->get_settings = rtl8169_gset_tbi;
2261 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
2262 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
2263 tp->link_ok = rtl8169_tbi_link_ok;
2264 tp->do_ioctl = rtl_tbi_ioctl;
2265
2266 tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */
2267 } else {
2268 tp->set_speed = rtl8169_set_speed_xmii;
2269 tp->get_settings = rtl8169_gset_xmii;
2270 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
2271 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
2272 tp->link_ok = rtl8169_xmii_link_ok;
2273 tp->do_ioctl = rtl_xmii_ioctl;
2274 }
2275
2276 spin_lock_init(&tp->lock);
2277
2278 tp->mmio_addr = ioaddr;
2279
2280 /* Get MAC address */
2281 for (i = 0; i < MAC_ADDR_LEN; i++)
2282 dev->dev_addr[i] = RTL_R8(MAC0 + i);
2283 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
2284
2285 SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
2286 dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
2287 dev->irq = pdev->irq;
2288 dev->base_addr = (unsigned long) ioaddr;
2289
2290 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT);
2291
2292 #ifdef CONFIG_R8169_VLAN
2293 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
2294 #endif
2295
2296 tp->intr_mask = 0xffff;
2297 tp->align = cfg->align;
2298 tp->hw_start = cfg->hw_start;
2299 tp->intr_event = cfg->intr_event;
2300 tp->napi_event = cfg->napi_event;
2301
2302 init_timer(&tp->timer);
2303 tp->timer.data = (unsigned long) dev;
2304 tp->timer.function = rtl8169_phy_timer;
2305
2306 rc = register_netdev(dev);
2307 if (rc < 0)
2308 goto err_out_msi_5;
2309
2310 pci_set_drvdata(pdev, dev);
2311
2312 if (netif_msg_probe(tp)) {
2313 u32 xid = RTL_R32(TxConfig) & 0x9cf0f8ff;
2314
2315 printk(KERN_INFO "%s: %s at 0x%lx, "
2316 "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
2317 "XID %08x IRQ %d\n",
2318 dev->name,
2319 rtl_chip_info[tp->chipset].name,
2320 dev->base_addr,
2321 dev->dev_addr[0], dev->dev_addr[1],
2322 dev->dev_addr[2], dev->dev_addr[3],
2323 dev->dev_addr[4], dev->dev_addr[5], xid, dev->irq);
2324 }
2325
2326 rtl8169_init_phy(dev, tp);
2327 device_set_wakeup_enable(&pdev->dev, tp->features & RTL_FEATURE_WOL);
2328
2329 out:
2330 return rc;
2331
2332 err_out_msi_5:
2333 rtl_disable_msi(pdev, tp);
2334 iounmap(ioaddr);
2335 err_out_free_res_4:
2336 pci_release_regions(pdev);
2337 err_out_mwi_3:
2338 pci_clear_mwi(pdev);
2339 err_out_disable_2:
2340 pci_disable_device(pdev);
2341 err_out_free_dev_1:
2342 free_netdev(dev);
2343 goto out;
2344 }
2345
2346 static void __devexit rtl8169_remove_one(struct pci_dev *pdev)
2347 {
2348 struct net_device *dev = pci_get_drvdata(pdev);
2349 struct rtl8169_private *tp = netdev_priv(dev);
2350
2351 flush_scheduled_work();
2352
2353 unregister_netdev(dev);
2354 rtl_disable_msi(pdev, tp);
2355 rtl8169_release_board(pdev, dev, tp->mmio_addr);
2356 pci_set_drvdata(pdev, NULL);
2357 }
2358
2359 static void rtl8169_set_rxbufsize(struct rtl8169_private *tp,
2360 struct net_device *dev)
2361 {
2362 unsigned int mtu = dev->mtu;
2363
2364 tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE;
2365 }
2366
2367 static int rtl8169_open(struct net_device *dev)
2368 {
2369 struct rtl8169_private *tp = netdev_priv(dev);
2370 struct pci_dev *pdev = tp->pci_dev;
2371 int retval = -ENOMEM;
2372
2373
2374 rtl8169_set_rxbufsize(tp, dev);
2375
2376 /*
2377 * Rx and Tx desscriptors needs 256 bytes alignment.
2378 * pci_alloc_consistent provides more.
2379 */
2380 tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES,
2381 &tp->TxPhyAddr);
2382 if (!tp->TxDescArray)
2383 goto out;
2384
2385 tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES,
2386 &tp->RxPhyAddr);
2387 if (!tp->RxDescArray)
2388 goto err_free_tx_0;
2389
2390 retval = rtl8169_init_ring(dev);
2391 if (retval < 0)
2392 goto err_free_rx_1;
2393
2394 INIT_DELAYED_WORK(&tp->task, NULL);
2395
2396 smp_mb();
2397
2398 retval = request_irq(dev->irq, rtl8169_interrupt,
2399 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED,
2400 dev->name, dev);
2401 if (retval < 0)
2402 goto err_release_ring_2;
2403
2404 napi_enable(&tp->napi);
2405
2406 rtl_hw_start(dev);
2407
2408 rtl8169_request_timer(dev);
2409
2410 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
2411 out:
2412 return retval;
2413
2414 err_release_ring_2:
2415 rtl8169_rx_clear(tp);
2416 err_free_rx_1:
2417 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
2418 tp->RxPhyAddr);
2419 err_free_tx_0:
2420 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
2421 tp->TxPhyAddr);
2422 goto out;
2423 }
2424
2425 static void rtl8169_hw_reset(void __iomem *ioaddr)
2426 {
2427 /* Disable interrupts */
2428 rtl8169_irq_mask_and_ack(ioaddr);
2429
2430 /* Reset the chipset */
2431 RTL_W8(ChipCmd, CmdReset);
2432
2433 /* PCI commit */
2434 RTL_R8(ChipCmd);
2435 }
2436
2437 static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp)
2438 {
2439 void __iomem *ioaddr = tp->mmio_addr;
2440 u32 cfg = rtl8169_rx_config;
2441
2442 cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
2443 RTL_W32(RxConfig, cfg);
2444
2445 /* Set DMA burst size and Interframe Gap Time */
2446 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
2447 (InterFrameGap << TxInterFrameGapShift));
2448 }
2449
2450 static void rtl_hw_start(struct net_device *dev)
2451 {
2452 struct rtl8169_private *tp = netdev_priv(dev);
2453 void __iomem *ioaddr = tp->mmio_addr;
2454 unsigned int i;
2455
2456 /* Soft reset the chip. */
2457 RTL_W8(ChipCmd, CmdReset);
2458
2459 /* Check that the chip has finished the reset. */
2460 for (i = 0; i < 100; i++) {
2461 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
2462 break;
2463 msleep_interruptible(1);
2464 }
2465
2466 tp->hw_start(dev);
2467
2468 netif_start_queue(dev);
2469 }
2470
2471
2472 static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp,
2473 void __iomem *ioaddr)
2474 {
2475 /*
2476 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
2477 * register to be written before TxDescAddrLow to work.
2478 * Switching from MMIO to I/O access fixes the issue as well.
2479 */
2480 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32);
2481 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_BIT_MASK(32));
2482 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32);
2483 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_BIT_MASK(32));
2484 }
2485
2486 static u16 rtl_rw_cpluscmd(void __iomem *ioaddr)
2487 {
2488 u16 cmd;
2489
2490 cmd = RTL_R16(CPlusCmd);
2491 RTL_W16(CPlusCmd, cmd);
2492 return cmd;
2493 }
2494
2495 static void rtl_set_rx_max_size(void __iomem *ioaddr, unsigned int rx_buf_sz)
2496 {
2497 /* Low hurts. Let's disable the filtering. */
2498 RTL_W16(RxMaxSize, rx_buf_sz);
2499 }
2500
2501 static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version)
2502 {
2503 struct {
2504 u32 mac_version;
2505 u32 clk;
2506 u32 val;
2507 } cfg2_info [] = {
2508 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
2509 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
2510 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
2511 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
2512 }, *p = cfg2_info;
2513 unsigned int i;
2514 u32 clk;
2515
2516 clk = RTL_R8(Config2) & PCI_Clock_66MHz;
2517 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) {
2518 if ((p->mac_version == mac_version) && (p->clk == clk)) {
2519 RTL_W32(0x7c, p->val);
2520 break;
2521 }
2522 }
2523 }
2524
2525 static void rtl_hw_start_8169(struct net_device *dev)
2526 {
2527 struct rtl8169_private *tp = netdev_priv(dev);
2528 void __iomem *ioaddr = tp->mmio_addr;
2529 struct pci_dev *pdev = tp->pci_dev;
2530
2531 if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
2532 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
2533 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
2534 }
2535
2536 RTL_W8(Cfg9346, Cfg9346_Unlock);
2537 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
2538 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2539 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
2540 (tp->mac_version == RTL_GIGA_MAC_VER_04))
2541 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2542
2543 RTL_W8(EarlyTxThres, EarlyTxThld);
2544
2545 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz);
2546
2547 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
2548 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2549 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
2550 (tp->mac_version == RTL_GIGA_MAC_VER_04))
2551 rtl_set_rx_tx_config_registers(tp);
2552
2553 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
2554
2555 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
2556 (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
2557 dprintk("Set MAC Reg C+CR Offset 0xE0. "
2558 "Bit-3 and bit-14 MUST be 1\n");
2559 tp->cp_cmd |= (1 << 14);
2560 }
2561
2562 RTL_W16(CPlusCmd, tp->cp_cmd);
2563
2564 rtl8169_set_magic_reg(ioaddr, tp->mac_version);
2565
2566 /*
2567 * Undocumented corner. Supposedly:
2568 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
2569 */
2570 RTL_W16(IntrMitigate, 0x0000);
2571
2572 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2573
2574 if ((tp->mac_version != RTL_GIGA_MAC_VER_01) &&
2575 (tp->mac_version != RTL_GIGA_MAC_VER_02) &&
2576 (tp->mac_version != RTL_GIGA_MAC_VER_03) &&
2577 (tp->mac_version != RTL_GIGA_MAC_VER_04)) {
2578 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2579 rtl_set_rx_tx_config_registers(tp);
2580 }
2581
2582 RTL_W8(Cfg9346, Cfg9346_Lock);
2583
2584 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
2585 RTL_R8(IntrMask);
2586
2587 RTL_W32(RxMissed, 0);
2588
2589 rtl_set_rx_mode(dev);
2590
2591 /* no early-rx interrupts */
2592 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
2593
2594 /* Enable all known interrupts by setting the interrupt mask. */
2595 RTL_W16(IntrMask, tp->intr_event);
2596 }
2597
2598 static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force)
2599 {
2600 struct net_device *dev = pci_get_drvdata(pdev);
2601 struct rtl8169_private *tp = netdev_priv(dev);
2602 int cap = tp->pcie_cap;
2603
2604 if (cap) {
2605 u16 ctl;
2606
2607 pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl);
2608 ctl = (ctl & ~PCI_EXP_DEVCTL_READRQ) | force;
2609 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl);
2610 }
2611 }
2612
2613 static void rtl_csi_access_enable(void __iomem *ioaddr)
2614 {
2615 u32 csi;
2616
2617 csi = rtl_csi_read(ioaddr, 0x070c) & 0x00ffffff;
2618 rtl_csi_write(ioaddr, 0x070c, csi | 0x27000000);
2619 }
2620
2621 struct ephy_info {
2622 unsigned int offset;
2623 u16 mask;
2624 u16 bits;
2625 };
2626
2627 static void rtl_ephy_init(void __iomem *ioaddr, struct ephy_info *e, int len)
2628 {
2629 u16 w;
2630
2631 while (len-- > 0) {
2632 w = (rtl_ephy_read(ioaddr, e->offset) & ~e->mask) | e->bits;
2633 rtl_ephy_write(ioaddr, e->offset, w);
2634 e++;
2635 }
2636 }
2637
2638 static void rtl_disable_clock_request(struct pci_dev *pdev)
2639 {
2640 struct net_device *dev = pci_get_drvdata(pdev);
2641 struct rtl8169_private *tp = netdev_priv(dev);
2642 int cap = tp->pcie_cap;
2643
2644 if (cap) {
2645 u16 ctl;
2646
2647 pci_read_config_word(pdev, cap + PCI_EXP_LNKCTL, &ctl);
2648 ctl &= ~PCI_EXP_LNKCTL_CLKREQ_EN;
2649 pci_write_config_word(pdev, cap + PCI_EXP_LNKCTL, ctl);
2650 }
2651 }
2652
2653 #define R8168_CPCMD_QUIRK_MASK (\
2654 EnableBist | \
2655 Mac_dbgo_oe | \
2656 Force_half_dup | \
2657 Force_rxflow_en | \
2658 Force_txflow_en | \
2659 Cxpl_dbg_sel | \
2660 ASF | \
2661 PktCntrDisable | \
2662 Mac_dbgo_sel)
2663
2664 static void rtl_hw_start_8168bb(void __iomem *ioaddr, struct pci_dev *pdev)
2665 {
2666 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2667
2668 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2669
2670 rtl_tx_performance_tweak(pdev,
2671 (0x5 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN);
2672 }
2673
2674 static void rtl_hw_start_8168bef(void __iomem *ioaddr, struct pci_dev *pdev)
2675 {
2676 rtl_hw_start_8168bb(ioaddr, pdev);
2677
2678 RTL_W8(EarlyTxThres, EarlyTxThld);
2679
2680 RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0));
2681 }
2682
2683 static void __rtl_hw_start_8168cp(void __iomem *ioaddr, struct pci_dev *pdev)
2684 {
2685 RTL_W8(Config1, RTL_R8(Config1) | Speed_down);
2686
2687 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2688
2689 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2690
2691 rtl_disable_clock_request(pdev);
2692
2693 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2694 }
2695
2696 static void rtl_hw_start_8168cp_1(void __iomem *ioaddr, struct pci_dev *pdev)
2697 {
2698 static struct ephy_info e_info_8168cp[] = {
2699 { 0x01, 0, 0x0001 },
2700 { 0x02, 0x0800, 0x1000 },
2701 { 0x03, 0, 0x0042 },
2702 { 0x06, 0x0080, 0x0000 },
2703 { 0x07, 0, 0x2000 }
2704 };
2705
2706 rtl_csi_access_enable(ioaddr);
2707
2708 rtl_ephy_init(ioaddr, e_info_8168cp, ARRAY_SIZE(e_info_8168cp));
2709
2710 __rtl_hw_start_8168cp(ioaddr, pdev);
2711 }
2712
2713 static void rtl_hw_start_8168cp_2(void __iomem *ioaddr, struct pci_dev *pdev)
2714 {
2715 rtl_csi_access_enable(ioaddr);
2716
2717 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2718
2719 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2720
2721 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2722 }
2723
2724 static void rtl_hw_start_8168cp_3(void __iomem *ioaddr, struct pci_dev *pdev)
2725 {
2726 rtl_csi_access_enable(ioaddr);
2727
2728 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2729
2730 /* Magic. */
2731 RTL_W8(DBG_REG, 0x20);
2732
2733 RTL_W8(EarlyTxThres, EarlyTxThld);
2734
2735 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2736
2737 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2738 }
2739
2740 static void rtl_hw_start_8168c_1(void __iomem *ioaddr, struct pci_dev *pdev)
2741 {
2742 static struct ephy_info e_info_8168c_1[] = {
2743 { 0x02, 0x0800, 0x1000 },
2744 { 0x03, 0, 0x0002 },
2745 { 0x06, 0x0080, 0x0000 }
2746 };
2747
2748 rtl_csi_access_enable(ioaddr);
2749
2750 RTL_W8(DBG_REG, 0x06 | FIX_NAK_1 | FIX_NAK_2);
2751
2752 rtl_ephy_init(ioaddr, e_info_8168c_1, ARRAY_SIZE(e_info_8168c_1));
2753
2754 __rtl_hw_start_8168cp(ioaddr, pdev);
2755 }
2756
2757 static void rtl_hw_start_8168c_2(void __iomem *ioaddr, struct pci_dev *pdev)
2758 {
2759 static struct ephy_info e_info_8168c_2[] = {
2760 { 0x01, 0, 0x0001 },
2761 { 0x03, 0x0400, 0x0220 }
2762 };
2763
2764 rtl_csi_access_enable(ioaddr);
2765
2766 rtl_ephy_init(ioaddr, e_info_8168c_2, ARRAY_SIZE(e_info_8168c_2));
2767
2768 __rtl_hw_start_8168cp(ioaddr, pdev);
2769 }
2770
2771 static void rtl_hw_start_8168c_3(void __iomem *ioaddr, struct pci_dev *pdev)
2772 {
2773 rtl_hw_start_8168c_2(ioaddr, pdev);
2774 }
2775
2776 static void rtl_hw_start_8168c_4(void __iomem *ioaddr, struct pci_dev *pdev)
2777 {
2778 rtl_csi_access_enable(ioaddr);
2779
2780 __rtl_hw_start_8168cp(ioaddr, pdev);
2781 }
2782
2783 static void rtl_hw_start_8168d(void __iomem *ioaddr, struct pci_dev *pdev)
2784 {
2785 rtl_csi_access_enable(ioaddr);
2786
2787 rtl_disable_clock_request(pdev);
2788
2789 RTL_W8(EarlyTxThres, EarlyTxThld);
2790
2791 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2792
2793 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK);
2794 }
2795
2796 static void rtl_hw_start_8168(struct net_device *dev)
2797 {
2798 struct rtl8169_private *tp = netdev_priv(dev);
2799 void __iomem *ioaddr = tp->mmio_addr;
2800 struct pci_dev *pdev = tp->pci_dev;
2801
2802 RTL_W8(Cfg9346, Cfg9346_Unlock);
2803
2804 RTL_W8(EarlyTxThres, EarlyTxThld);
2805
2806 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz);
2807
2808 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1;
2809
2810 RTL_W16(CPlusCmd, tp->cp_cmd);
2811
2812 RTL_W16(IntrMitigate, 0x5151);
2813
2814 /* Work around for RxFIFO overflow. */
2815 if (tp->mac_version == RTL_GIGA_MAC_VER_11) {
2816 tp->intr_event |= RxFIFOOver | PCSTimeout;
2817 tp->intr_event &= ~RxOverflow;
2818 }
2819
2820 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2821
2822 rtl_set_rx_mode(dev);
2823
2824 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
2825 (InterFrameGap << TxInterFrameGapShift));
2826
2827 RTL_R8(IntrMask);
2828
2829 switch (tp->mac_version) {
2830 case RTL_GIGA_MAC_VER_11:
2831 rtl_hw_start_8168bb(ioaddr, pdev);
2832 break;
2833
2834 case RTL_GIGA_MAC_VER_12:
2835 case RTL_GIGA_MAC_VER_17:
2836 rtl_hw_start_8168bef(ioaddr, pdev);
2837 break;
2838
2839 case RTL_GIGA_MAC_VER_18:
2840 rtl_hw_start_8168cp_1(ioaddr, pdev);
2841 break;
2842
2843 case RTL_GIGA_MAC_VER_19:
2844 rtl_hw_start_8168c_1(ioaddr, pdev);
2845 break;
2846
2847 case RTL_GIGA_MAC_VER_20:
2848 rtl_hw_start_8168c_2(ioaddr, pdev);
2849 break;
2850
2851 case RTL_GIGA_MAC_VER_21:
2852 rtl_hw_start_8168c_3(ioaddr, pdev);
2853 break;
2854
2855 case RTL_GIGA_MAC_VER_22:
2856 rtl_hw_start_8168c_4(ioaddr, pdev);
2857 break;
2858
2859 case RTL_GIGA_MAC_VER_23:
2860 rtl_hw_start_8168cp_2(ioaddr, pdev);
2861 break;
2862
2863 case RTL_GIGA_MAC_VER_24:
2864 rtl_hw_start_8168cp_3(ioaddr, pdev);
2865 break;
2866
2867 case RTL_GIGA_MAC_VER_25:
2868 rtl_hw_start_8168d(ioaddr, pdev);
2869 break;
2870
2871 default:
2872 printk(KERN_ERR PFX "%s: unknown chipset (mac_version = %d).\n",
2873 dev->name, tp->mac_version);
2874 break;
2875 }
2876
2877 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2878
2879 RTL_W8(Cfg9346, Cfg9346_Lock);
2880
2881 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
2882
2883 RTL_W16(IntrMask, tp->intr_event);
2884 }
2885
2886 #define R810X_CPCMD_QUIRK_MASK (\
2887 EnableBist | \
2888 Mac_dbgo_oe | \
2889 Force_half_dup | \
2890 Force_rxflow_en | \
2891 Force_txflow_en | \
2892 Cxpl_dbg_sel | \
2893 ASF | \
2894 PktCntrDisable | \
2895 PCIDAC | \
2896 PCIMulRW)
2897
2898 static void rtl_hw_start_8102e_1(void __iomem *ioaddr, struct pci_dev *pdev)
2899 {
2900 static struct ephy_info e_info_8102e_1[] = {
2901 { 0x01, 0, 0x6e65 },
2902 { 0x02, 0, 0x091f },
2903 { 0x03, 0, 0xc2f9 },
2904 { 0x06, 0, 0xafb5 },
2905 { 0x07, 0, 0x0e00 },
2906 { 0x19, 0, 0xec80 },
2907 { 0x01, 0, 0x2e65 },
2908 { 0x01, 0, 0x6e65 }
2909 };
2910 u8 cfg1;
2911
2912 rtl_csi_access_enable(ioaddr);
2913
2914 RTL_W8(DBG_REG, FIX_NAK_1);
2915
2916 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2917
2918 RTL_W8(Config1,
2919 LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable);
2920 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2921
2922 cfg1 = RTL_R8(Config1);
2923 if ((cfg1 & LEDS0) && (cfg1 & LEDS1))
2924 RTL_W8(Config1, cfg1 & ~LEDS0);
2925
2926 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK);
2927
2928 rtl_ephy_init(ioaddr, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1));
2929 }
2930
2931 static void rtl_hw_start_8102e_2(void __iomem *ioaddr, struct pci_dev *pdev)
2932 {
2933 rtl_csi_access_enable(ioaddr);
2934
2935 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT);
2936
2937 RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable);
2938 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en);
2939
2940 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK);
2941 }
2942
2943 static void rtl_hw_start_8102e_3(void __iomem *ioaddr, struct pci_dev *pdev)
2944 {
2945 rtl_hw_start_8102e_2(ioaddr, pdev);
2946
2947 rtl_ephy_write(ioaddr, 0x03, 0xc2f9);
2948 }
2949
2950 static void rtl_hw_start_8101(struct net_device *dev)
2951 {
2952 struct rtl8169_private *tp = netdev_priv(dev);
2953 void __iomem *ioaddr = tp->mmio_addr;
2954 struct pci_dev *pdev = tp->pci_dev;
2955
2956 if ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
2957 (tp->mac_version == RTL_GIGA_MAC_VER_16)) {
2958 int cap = tp->pcie_cap;
2959
2960 if (cap) {
2961 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL,
2962 PCI_EXP_DEVCTL_NOSNOOP_EN);
2963 }
2964 }
2965
2966 switch (tp->mac_version) {
2967 case RTL_GIGA_MAC_VER_07:
2968 rtl_hw_start_8102e_1(ioaddr, pdev);
2969 break;
2970
2971 case RTL_GIGA_MAC_VER_08:
2972 rtl_hw_start_8102e_3(ioaddr, pdev);
2973 break;
2974
2975 case RTL_GIGA_MAC_VER_09:
2976 rtl_hw_start_8102e_2(ioaddr, pdev);
2977 break;
2978 }
2979
2980 RTL_W8(Cfg9346, Cfg9346_Unlock);
2981
2982 RTL_W8(EarlyTxThres, EarlyTxThld);
2983
2984 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz);
2985
2986 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
2987
2988 RTL_W16(CPlusCmd, tp->cp_cmd);
2989
2990 RTL_W16(IntrMitigate, 0x0000);
2991
2992 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2993
2994 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2995 rtl_set_rx_tx_config_registers(tp);
2996
2997 RTL_W8(Cfg9346, Cfg9346_Lock);
2998
2999 RTL_R8(IntrMask);
3000
3001 rtl_set_rx_mode(dev);
3002
3003 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
3004
3005 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
3006
3007 RTL_W16(IntrMask, tp->intr_event);
3008 }
3009
3010 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
3011 {
3012 struct rtl8169_private *tp = netdev_priv(dev);
3013 int ret = 0;
3014
3015 if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
3016 return -EINVAL;
3017
3018 dev->mtu = new_mtu;
3019
3020 if (!netif_running(dev))
3021 goto out;
3022
3023 rtl8169_down(dev);
3024
3025 rtl8169_set_rxbufsize(tp, dev);
3026
3027 ret = rtl8169_init_ring(dev);
3028 if (ret < 0)
3029 goto out;
3030
3031 napi_enable(&tp->napi);
3032
3033 rtl_hw_start(dev);
3034
3035 rtl8169_request_timer(dev);
3036
3037 out:
3038 return ret;
3039 }
3040
3041 static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
3042 {
3043 desc->addr = cpu_to_le64(0x0badbadbadbadbadull);
3044 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
3045 }
3046
3047 static void rtl8169_free_rx_skb(struct rtl8169_private *tp,
3048 struct sk_buff **sk_buff, struct RxDesc *desc)
3049 {
3050 struct pci_dev *pdev = tp->pci_dev;
3051
3052 pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz,
3053 PCI_DMA_FROMDEVICE);
3054 dev_kfree_skb(*sk_buff);
3055 *sk_buff = NULL;
3056 rtl8169_make_unusable_by_asic(desc);
3057 }
3058
3059 static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
3060 {
3061 u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
3062
3063 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
3064 }
3065
3066 static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
3067 u32 rx_buf_sz)
3068 {
3069 desc->addr = cpu_to_le64(mapping);
3070 wmb();
3071 rtl8169_mark_to_asic(desc, rx_buf_sz);
3072 }
3073
3074 static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev,
3075 struct net_device *dev,
3076 struct RxDesc *desc, int rx_buf_sz,
3077 unsigned int align)
3078 {
3079 struct sk_buff *skb;
3080 dma_addr_t mapping;
3081 unsigned int pad;
3082
3083 pad = align ? align : NET_IP_ALIGN;
3084
3085 skb = netdev_alloc_skb(dev, rx_buf_sz + pad);
3086 if (!skb)
3087 goto err_out;
3088
3089 skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad);
3090
3091 mapping = pci_map_single(pdev, skb->data, rx_buf_sz,
3092 PCI_DMA_FROMDEVICE);
3093
3094 rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
3095 out:
3096 return skb;
3097
3098 err_out:
3099 rtl8169_make_unusable_by_asic(desc);
3100 goto out;
3101 }
3102
3103 static void rtl8169_rx_clear(struct rtl8169_private *tp)
3104 {
3105 unsigned int i;
3106
3107 for (i = 0; i < NUM_RX_DESC; i++) {
3108 if (tp->Rx_skbuff[i]) {
3109 rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i,
3110 tp->RxDescArray + i);
3111 }
3112 }
3113 }
3114
3115 static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev,
3116 u32 start, u32 end)
3117 {
3118 u32 cur;
3119
3120 for (cur = start; end - cur != 0; cur++) {
3121 struct sk_buff *skb;
3122 unsigned int i = cur % NUM_RX_DESC;
3123
3124 WARN_ON((s32)(end - cur) < 0);
3125
3126 if (tp->Rx_skbuff[i])
3127 continue;
3128
3129 skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev,
3130 tp->RxDescArray + i,
3131 tp->rx_buf_sz, tp->align);
3132 if (!skb)
3133 break;
3134
3135 tp->Rx_skbuff[i] = skb;
3136 }
3137 return cur - start;
3138 }
3139
3140 static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
3141 {
3142 desc->opts1 |= cpu_to_le32(RingEnd);
3143 }
3144
3145 static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
3146 {
3147 tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
3148 }
3149
3150 static int rtl8169_init_ring(struct net_device *dev)
3151 {
3152 struct rtl8169_private *tp = netdev_priv(dev);
3153
3154 rtl8169_init_ring_indexes(tp);
3155
3156 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
3157 memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *));
3158
3159 if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC)
3160 goto err_out;
3161
3162 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
3163
3164 return 0;
3165
3166 err_out:
3167 rtl8169_rx_clear(tp);
3168 return -ENOMEM;
3169 }
3170
3171 static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb,
3172 struct TxDesc *desc)
3173 {
3174 unsigned int len = tx_skb->len;
3175
3176 pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE);
3177 desc->opts1 = 0x00;
3178 desc->opts2 = 0x00;
3179 desc->addr = 0x00;
3180 tx_skb->len = 0;
3181 }
3182
3183 static void rtl8169_tx_clear(struct rtl8169_private *tp)
3184 {
3185 unsigned int i;
3186
3187 for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
3188 unsigned int entry = i % NUM_TX_DESC;
3189 struct ring_info *tx_skb = tp->tx_skb + entry;
3190 unsigned int len = tx_skb->len;
3191
3192 if (len) {
3193 struct sk_buff *skb = tx_skb->skb;
3194
3195 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb,
3196 tp->TxDescArray + entry);
3197 if (skb) {
3198 dev_kfree_skb(skb);
3199 tx_skb->skb = NULL;
3200 }
3201 tp->dev->stats.tx_dropped++;
3202 }
3203 }
3204 tp->cur_tx = tp->dirty_tx = 0;
3205 }
3206
3207 static void rtl8169_schedule_work(struct net_device *dev, work_func_t task)
3208 {
3209 struct rtl8169_private *tp = netdev_priv(dev);
3210
3211 PREPARE_DELAYED_WORK(&tp->task, task);
3212 schedule_delayed_work(&tp->task, 4);
3213 }
3214
3215 static void rtl8169_wait_for_quiescence(struct net_device *dev)
3216 {
3217 struct rtl8169_private *tp = netdev_priv(dev);
3218 void __iomem *ioaddr = tp->mmio_addr;
3219
3220 synchronize_irq(dev->irq);
3221
3222 /* Wait for any pending NAPI task to complete */
3223 napi_disable(&tp->napi);
3224
3225 rtl8169_irq_mask_and_ack(ioaddr);
3226
3227 tp->intr_mask = 0xffff;
3228 RTL_W16(IntrMask, tp->intr_event);
3229 napi_enable(&tp->napi);
3230 }
3231
3232 static void rtl8169_reinit_task(struct work_struct *work)
3233 {
3234 struct rtl8169_private *tp =
3235 container_of(work, struct rtl8169_private, task.work);
3236 struct net_device *dev = tp->dev;
3237 int ret;
3238
3239 rtnl_lock();
3240
3241 if (!netif_running(dev))
3242 goto out_unlock;
3243
3244 rtl8169_wait_for_quiescence(dev);
3245 rtl8169_close(dev);
3246
3247 ret = rtl8169_open(dev);
3248 if (unlikely(ret < 0)) {
3249 if (net_ratelimit() && netif_msg_drv(tp)) {
3250 printk(KERN_ERR PFX "%s: reinit failure (status = %d)."
3251 " Rescheduling.\n", dev->name, ret);
3252 }
3253 rtl8169_schedule_work(dev, rtl8169_reinit_task);
3254 }
3255
3256 out_unlock:
3257 rtnl_unlock();
3258 }
3259
3260 static void rtl8169_reset_task(struct work_struct *work)
3261 {
3262 struct rtl8169_private *tp =
3263 container_of(work, struct rtl8169_private, task.work);
3264 struct net_device *dev = tp->dev;
3265
3266 rtnl_lock();
3267
3268 if (!netif_running(dev))
3269 goto out_unlock;
3270
3271 rtl8169_wait_for_quiescence(dev);
3272
3273 rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0);
3274 rtl8169_tx_clear(tp);
3275
3276 if (tp->dirty_rx == tp->cur_rx) {
3277 rtl8169_init_ring_indexes(tp);
3278 rtl_hw_start(dev);
3279 netif_wake_queue(dev);
3280 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
3281 } else {
3282 if (net_ratelimit() && netif_msg_intr(tp)) {
3283 printk(KERN_EMERG PFX "%s: Rx buffers shortage\n",
3284 dev->name);
3285 }
3286 rtl8169_schedule_work(dev, rtl8169_reset_task);
3287 }
3288
3289 out_unlock:
3290 rtnl_unlock();
3291 }
3292
3293 static void rtl8169_tx_timeout(struct net_device *dev)
3294 {
3295 struct rtl8169_private *tp = netdev_priv(dev);
3296
3297 rtl8169_hw_reset(tp->mmio_addr);
3298
3299 /* Let's wait a bit while any (async) irq lands on */
3300 rtl8169_schedule_work(dev, rtl8169_reset_task);
3301 }
3302
3303 static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
3304 u32 opts1)
3305 {
3306 struct skb_shared_info *info = skb_shinfo(skb);
3307 unsigned int cur_frag, entry;
3308 struct TxDesc * uninitialized_var(txd);
3309
3310 entry = tp->cur_tx;
3311 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
3312 skb_frag_t *frag = info->frags + cur_frag;
3313 dma_addr_t mapping;
3314 u32 status, len;
3315 void *addr;
3316
3317 entry = (entry + 1) % NUM_TX_DESC;
3318
3319 txd = tp->TxDescArray + entry;
3320 len = frag->size;
3321 addr = ((void *) page_address(frag->page)) + frag->page_offset;
3322 mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE);
3323
3324 /* anti gcc 2.95.3 bugware (sic) */
3325 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
3326
3327 txd->opts1 = cpu_to_le32(status);
3328 txd->addr = cpu_to_le64(mapping);
3329
3330 tp->tx_skb[entry].len = len;
3331 }
3332
3333 if (cur_frag) {
3334 tp->tx_skb[entry].skb = skb;
3335 txd->opts1 |= cpu_to_le32(LastFrag);
3336 }
3337
3338 return cur_frag;
3339 }
3340
3341 static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev)
3342 {
3343 if (dev->features & NETIF_F_TSO) {
3344 u32 mss = skb_shinfo(skb)->gso_size;
3345
3346 if (mss)
3347 return LargeSend | ((mss & MSSMask) << MSSShift);
3348 }
3349 if (skb->ip_summed == CHECKSUM_PARTIAL) {
3350 const struct iphdr *ip = ip_hdr(skb);
3351
3352 if (ip->protocol == IPPROTO_TCP)
3353 return IPCS | TCPCS;
3354 else if (ip->protocol == IPPROTO_UDP)
3355 return IPCS | UDPCS;
3356 WARN_ON(1); /* we need a WARN() */
3357 }
3358 return 0;
3359 }
3360
3361 static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb,
3362 struct net_device *dev)
3363 {
3364 struct rtl8169_private *tp = netdev_priv(dev);
3365 unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC;
3366 struct TxDesc *txd = tp->TxDescArray + entry;
3367 void __iomem *ioaddr = tp->mmio_addr;
3368 dma_addr_t mapping;
3369 u32 status, len;
3370 u32 opts1;
3371
3372 if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
3373 if (netif_msg_drv(tp)) {
3374 printk(KERN_ERR
3375 "%s: BUG! Tx Ring full when queue awake!\n",
3376 dev->name);
3377 }
3378 goto err_stop;
3379 }
3380
3381 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
3382 goto err_stop;
3383
3384 opts1 = DescOwn | rtl8169_tso_csum(skb, dev);
3385
3386 frags = rtl8169_xmit_frags(tp, skb, opts1);
3387 if (frags) {
3388 len = skb_headlen(skb);
3389 opts1 |= FirstFrag;
3390 } else {
3391 len = skb->len;
3392 opts1 |= FirstFrag | LastFrag;
3393 tp->tx_skb[entry].skb = skb;
3394 }
3395
3396 mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE);
3397
3398 tp->tx_skb[entry].len = len;
3399 txd->addr = cpu_to_le64(mapping);
3400 txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
3401
3402 wmb();
3403
3404 /* anti gcc 2.95.3 bugware (sic) */
3405 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
3406 txd->opts1 = cpu_to_le32(status);
3407
3408 tp->cur_tx += frags + 1;
3409
3410 smp_wmb();
3411
3412 RTL_W8(TxPoll, NPQ); /* set polling bit */
3413
3414 if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
3415 netif_stop_queue(dev);
3416 smp_rmb();
3417 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
3418 netif_wake_queue(dev);
3419 }
3420
3421 out:
3422 return NETDEV_TX_OK;
3423
3424 err_stop:
3425 netif_stop_queue(dev);
3426 dev->stats.tx_dropped++;
3427 return NETDEV_TX_BUSY;
3428 }
3429
3430 static void rtl8169_pcierr_interrupt(struct net_device *dev)
3431 {
3432 struct rtl8169_private *tp = netdev_priv(dev);
3433 struct pci_dev *pdev = tp->pci_dev;
3434 void __iomem *ioaddr = tp->mmio_addr;
3435 u16 pci_status, pci_cmd;
3436
3437 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
3438 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
3439
3440 if (netif_msg_intr(tp)) {
3441 printk(KERN_ERR
3442 "%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n",
3443 dev->name, pci_cmd, pci_status);
3444 }
3445
3446 /*
3447 * The recovery sequence below admits a very elaborated explanation:
3448 * - it seems to work;
3449 * - I did not see what else could be done;
3450 * - it makes iop3xx happy.
3451 *
3452 * Feel free to adjust to your needs.
3453 */
3454 if (pdev->broken_parity_status)
3455 pci_cmd &= ~PCI_COMMAND_PARITY;
3456 else
3457 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
3458
3459 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
3460
3461 pci_write_config_word(pdev, PCI_STATUS,
3462 pci_status & (PCI_STATUS_DETECTED_PARITY |
3463 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
3464 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
3465
3466 /* The infamous DAC f*ckup only happens at boot time */
3467 if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
3468 if (netif_msg_intr(tp))
3469 printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name);
3470 tp->cp_cmd &= ~PCIDAC;
3471 RTL_W16(CPlusCmd, tp->cp_cmd);
3472 dev->features &= ~NETIF_F_HIGHDMA;
3473 }
3474
3475 rtl8169_hw_reset(ioaddr);
3476
3477 rtl8169_schedule_work(dev, rtl8169_reinit_task);
3478 }
3479
3480 static void rtl8169_tx_interrupt(struct net_device *dev,
3481 struct rtl8169_private *tp,
3482 void __iomem *ioaddr)
3483 {
3484 unsigned int dirty_tx, tx_left;
3485
3486 dirty_tx = tp->dirty_tx;
3487 smp_rmb();
3488 tx_left = tp->cur_tx - dirty_tx;
3489
3490 while (tx_left > 0) {
3491 unsigned int entry = dirty_tx % NUM_TX_DESC;
3492 struct ring_info *tx_skb = tp->tx_skb + entry;
3493 u32 len = tx_skb->len;
3494 u32 status;
3495
3496 rmb();
3497 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
3498 if (status & DescOwn)
3499 break;
3500
3501 dev->stats.tx_bytes += len;
3502 dev->stats.tx_packets++;
3503
3504 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry);
3505
3506 if (status & LastFrag) {
3507 dev_kfree_skb(tx_skb->skb);
3508 tx_skb->skb = NULL;
3509 }
3510 dirty_tx++;
3511 tx_left--;
3512 }
3513
3514 if (tp->dirty_tx != dirty_tx) {
3515 tp->dirty_tx = dirty_tx;
3516 smp_wmb();
3517 if (netif_queue_stopped(dev) &&
3518 (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
3519 netif_wake_queue(dev);
3520 }
3521 /*
3522 * 8168 hack: TxPoll requests are lost when the Tx packets are
3523 * too close. Let's kick an extra TxPoll request when a burst
3524 * of start_xmit activity is detected (if it is not detected,
3525 * it is slow enough). -- FR
3526 */
3527 smp_rmb();
3528 if (tp->cur_tx != dirty_tx)
3529 RTL_W8(TxPoll, NPQ);
3530 }
3531 }
3532
3533 static inline int rtl8169_fragmented_frame(u32 status)
3534 {
3535 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
3536 }
3537
3538 static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc)
3539 {
3540 u32 opts1 = le32_to_cpu(desc->opts1);
3541 u32 status = opts1 & RxProtoMask;
3542
3543 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
3544 ((status == RxProtoUDP) && !(opts1 & UDPFail)) ||
3545 ((status == RxProtoIP) && !(opts1 & IPFail)))
3546 skb->ip_summed = CHECKSUM_UNNECESSARY;
3547 else
3548 skb->ip_summed = CHECKSUM_NONE;
3549 }
3550
3551 static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff,
3552 struct rtl8169_private *tp, int pkt_size,
3553 dma_addr_t addr)
3554 {
3555 struct sk_buff *skb;
3556 bool done = false;
3557
3558 if (pkt_size >= rx_copybreak)
3559 goto out;
3560
3561 skb = netdev_alloc_skb(tp->dev, pkt_size + NET_IP_ALIGN);
3562 if (!skb)
3563 goto out;
3564
3565 pci_dma_sync_single_for_cpu(tp->pci_dev, addr, pkt_size,
3566 PCI_DMA_FROMDEVICE);
3567 skb_reserve(skb, NET_IP_ALIGN);
3568 skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size);
3569 *sk_buff = skb;
3570 done = true;
3571 out:
3572 return done;
3573 }
3574
3575 static int rtl8169_rx_interrupt(struct net_device *dev,
3576 struct rtl8169_private *tp,
3577 void __iomem *ioaddr, u32 budget)
3578 {
3579 unsigned int cur_rx, rx_left;
3580 unsigned int delta, count;
3581
3582 cur_rx = tp->cur_rx;
3583 rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
3584 rx_left = min(rx_left, budget);
3585
3586 for (; rx_left > 0; rx_left--, cur_rx++) {
3587 unsigned int entry = cur_rx % NUM_RX_DESC;
3588 struct RxDesc *desc = tp->RxDescArray + entry;
3589 u32 status;
3590
3591 rmb();
3592 status = le32_to_cpu(desc->opts1);
3593
3594 if (status & DescOwn)
3595 break;
3596 if (unlikely(status & RxRES)) {
3597 if (netif_msg_rx_err(tp)) {
3598 printk(KERN_INFO
3599 "%s: Rx ERROR. status = %08x\n",
3600 dev->name, status);
3601 }
3602 dev->stats.rx_errors++;
3603 if (status & (RxRWT | RxRUNT))
3604 dev->stats.rx_length_errors++;
3605 if (status & RxCRC)
3606 dev->stats.rx_crc_errors++;
3607 if (status & RxFOVF) {
3608 rtl8169_schedule_work(dev, rtl8169_reset_task);
3609 dev->stats.rx_fifo_errors++;
3610 }
3611 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
3612 } else {
3613 struct sk_buff *skb = tp->Rx_skbuff[entry];
3614 dma_addr_t addr = le64_to_cpu(desc->addr);
3615 int pkt_size = (status & 0x00001FFF) - 4;
3616 struct pci_dev *pdev = tp->pci_dev;
3617
3618 /*
3619 * The driver does not support incoming fragmented
3620 * frames. They are seen as a symptom of over-mtu
3621 * sized frames.
3622 */
3623 if (unlikely(rtl8169_fragmented_frame(status))) {
3624 dev->stats.rx_dropped++;
3625 dev->stats.rx_length_errors++;
3626 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
3627 continue;
3628 }
3629
3630 rtl8169_rx_csum(skb, desc);
3631
3632 if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) {
3633 pci_dma_sync_single_for_device(pdev, addr,
3634 pkt_size, PCI_DMA_FROMDEVICE);
3635 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
3636 } else {
3637 pci_unmap_single(pdev, addr, tp->rx_buf_sz,
3638 PCI_DMA_FROMDEVICE);
3639 tp->Rx_skbuff[entry] = NULL;
3640 }
3641
3642 skb_put(skb, pkt_size);
3643 skb->protocol = eth_type_trans(skb, dev);
3644
3645 if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0)
3646 netif_receive_skb(skb);
3647
3648 dev->stats.rx_bytes += pkt_size;
3649 dev->stats.rx_packets++;
3650 }
3651
3652 /* Work around for AMD plateform. */
3653 if ((desc->opts2 & cpu_to_le32(0xfffe000)) &&
3654 (tp->mac_version == RTL_GIGA_MAC_VER_05)) {
3655 desc->opts2 = 0;
3656 cur_rx++;
3657 }
3658 }
3659
3660 count = cur_rx - tp->cur_rx;
3661 tp->cur_rx = cur_rx;
3662
3663 delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx);
3664 if (!delta && count && netif_msg_intr(tp))
3665 printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name);
3666 tp->dirty_rx += delta;
3667
3668 /*
3669 * FIXME: until there is periodic timer to try and refill the ring,
3670 * a temporary shortage may definitely kill the Rx process.
3671 * - disable the asic to try and avoid an overflow and kick it again
3672 * after refill ?
3673 * - how do others driver handle this condition (Uh oh...).
3674 */
3675 if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp))
3676 printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name);
3677
3678 return count;
3679 }
3680
3681 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance)
3682 {
3683 struct net_device *dev = dev_instance;
3684 struct rtl8169_private *tp = netdev_priv(dev);
3685 void __iomem *ioaddr = tp->mmio_addr;
3686 int handled = 0;
3687 int status;
3688
3689 /* loop handling interrupts until we have no new ones or
3690 * we hit a invalid/hotplug case.
3691 */
3692 status = RTL_R16(IntrStatus);
3693 while (status && status != 0xffff) {
3694 handled = 1;
3695
3696 /* Handle all of the error cases first. These will reset
3697 * the chip, so just exit the loop.
3698 */
3699 if (unlikely(!netif_running(dev))) {
3700 rtl8169_asic_down(ioaddr);
3701 break;
3702 }
3703
3704 /* Work around for rx fifo overflow */
3705 if (unlikely(status & RxFIFOOver) &&
3706 (tp->mac_version == RTL_GIGA_MAC_VER_11)) {
3707 netif_stop_queue(dev);
3708 rtl8169_tx_timeout(dev);
3709 break;
3710 }
3711
3712 if (unlikely(status & SYSErr)) {
3713 rtl8169_pcierr_interrupt(dev);
3714 break;
3715 }
3716
3717 if (status & LinkChg)
3718 rtl8169_check_link_status(dev, tp, ioaddr);
3719
3720 /* We need to see the lastest version of tp->intr_mask to
3721 * avoid ignoring an MSI interrupt and having to wait for
3722 * another event which may never come.
3723 */
3724 smp_rmb();
3725 if (status & tp->intr_mask & tp->napi_event) {
3726 RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event);
3727 tp->intr_mask = ~tp->napi_event;
3728
3729 if (likely(napi_schedule_prep(&tp->napi)))
3730 __napi_schedule(&tp->napi);
3731 else if (netif_msg_intr(tp)) {
3732 printk(KERN_INFO "%s: interrupt %04x in poll\n",
3733 dev->name, status);
3734 }
3735 }
3736
3737 /* We only get a new MSI interrupt when all active irq
3738 * sources on the chip have been acknowledged. So, ack
3739 * everything we've seen and check if new sources have become
3740 * active to avoid blocking all interrupts from the chip.
3741 */
3742 RTL_W16(IntrStatus,
3743 (status & RxFIFOOver) ? (status | RxOverflow) : status);
3744 status = RTL_R16(IntrStatus);
3745 }
3746
3747 return IRQ_RETVAL(handled);
3748 }
3749
3750 static int rtl8169_poll(struct napi_struct *napi, int budget)
3751 {
3752 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi);
3753 struct net_device *dev = tp->dev;
3754 void __iomem *ioaddr = tp->mmio_addr;
3755 int work_done;
3756
3757 work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget);
3758 rtl8169_tx_interrupt(dev, tp, ioaddr);
3759
3760 if (work_done < budget) {
3761 napi_complete(napi);
3762
3763 /* We need for force the visibility of tp->intr_mask
3764 * for other CPUs, as we can loose an MSI interrupt
3765 * and potentially wait for a retransmit timeout if we don't.
3766 * The posted write to IntrMask is safe, as it will
3767 * eventually make it to the chip and we won't loose anything
3768 * until it does.
3769 */
3770 tp->intr_mask = 0xffff;
3771 smp_wmb();
3772 RTL_W16(IntrMask, tp->intr_event);
3773 }
3774
3775 return work_done;
3776 }
3777
3778 static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr)
3779 {
3780 struct rtl8169_private *tp = netdev_priv(dev);
3781
3782 if (tp->mac_version > RTL_GIGA_MAC_VER_06)
3783 return;
3784
3785 dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff);
3786 RTL_W32(RxMissed, 0);
3787 }
3788
3789 static void rtl8169_down(struct net_device *dev)
3790 {
3791 struct rtl8169_private *tp = netdev_priv(dev);
3792 void __iomem *ioaddr = tp->mmio_addr;
3793 unsigned int intrmask;
3794
3795 rtl8169_delete_timer(dev);
3796
3797 netif_stop_queue(dev);
3798
3799 napi_disable(&tp->napi);
3800
3801 core_down:
3802 spin_lock_irq(&tp->lock);
3803
3804 rtl8169_asic_down(ioaddr);
3805
3806 rtl8169_rx_missed(dev, ioaddr);
3807
3808 spin_unlock_irq(&tp->lock);
3809
3810 synchronize_irq(dev->irq);
3811
3812 /* Give a racing hard_start_xmit a few cycles to complete. */
3813 synchronize_sched(); /* FIXME: should this be synchronize_irq()? */
3814
3815 /*
3816 * And now for the 50k$ question: are IRQ disabled or not ?
3817 *
3818 * Two paths lead here:
3819 * 1) dev->close
3820 * -> netif_running() is available to sync the current code and the
3821 * IRQ handler. See rtl8169_interrupt for details.
3822 * 2) dev->change_mtu
3823 * -> rtl8169_poll can not be issued again and re-enable the
3824 * interruptions. Let's simply issue the IRQ down sequence again.
3825 *
3826 * No loop if hotpluged or major error (0xffff).
3827 */
3828 intrmask = RTL_R16(IntrMask);
3829 if (intrmask && (intrmask != 0xffff))
3830 goto core_down;
3831
3832 rtl8169_tx_clear(tp);
3833
3834 rtl8169_rx_clear(tp);
3835 }
3836
3837 static int rtl8169_close(struct net_device *dev)
3838 {
3839 struct rtl8169_private *tp = netdev_priv(dev);
3840 struct pci_dev *pdev = tp->pci_dev;
3841
3842 /* update counters before going down */
3843 rtl8169_update_counters(dev);
3844
3845 rtl8169_down(dev);
3846
3847 free_irq(dev->irq, dev);
3848
3849 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
3850 tp->RxPhyAddr);
3851 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
3852 tp->TxPhyAddr);
3853 tp->TxDescArray = NULL;
3854 tp->RxDescArray = NULL;
3855
3856 return 0;
3857 }
3858
3859 static void rtl_set_rx_mode(struct net_device *dev)
3860 {
3861 struct rtl8169_private *tp = netdev_priv(dev);
3862 void __iomem *ioaddr = tp->mmio_addr;
3863 unsigned long flags;
3864 u32 mc_filter[2]; /* Multicast hash filter */
3865 int rx_mode;
3866 u32 tmp = 0;
3867
3868 if (dev->flags & IFF_PROMISC) {
3869 /* Unconditionally log net taps. */
3870 if (netif_msg_link(tp)) {
3871 printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n",
3872 dev->name);
3873 }
3874 rx_mode =
3875 AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
3876 AcceptAllPhys;
3877 mc_filter[1] = mc_filter[0] = 0xffffffff;
3878 } else if ((dev->mc_count > multicast_filter_limit)
3879 || (dev->flags & IFF_ALLMULTI)) {
3880 /* Too many to filter perfectly -- accept all multicasts. */
3881 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
3882 mc_filter[1] = mc_filter[0] = 0xffffffff;
3883 } else {
3884 struct dev_mc_list *mclist;
3885 unsigned int i;
3886
3887 rx_mode = AcceptBroadcast | AcceptMyPhys;
3888 mc_filter[1] = mc_filter[0] = 0;
3889 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
3890 i++, mclist = mclist->next) {
3891 int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26;
3892 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
3893 rx_mode |= AcceptMulticast;
3894 }
3895 }
3896
3897 spin_lock_irqsave(&tp->lock, flags);
3898
3899 tmp = rtl8169_rx_config | rx_mode |
3900 (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
3901
3902 if (tp->mac_version > RTL_GIGA_MAC_VER_06) {
3903 u32 data = mc_filter[0];
3904
3905 mc_filter[0] = swab32(mc_filter[1]);
3906 mc_filter[1] = swab32(data);
3907 }
3908
3909 RTL_W32(MAR0 + 0, mc_filter[0]);
3910 RTL_W32(MAR0 + 4, mc_filter[1]);
3911
3912 RTL_W32(RxConfig, tmp);
3913
3914 spin_unlock_irqrestore(&tp->lock, flags);
3915 }
3916
3917 /**
3918 * rtl8169_get_stats - Get rtl8169 read/write statistics
3919 * @dev: The Ethernet Device to get statistics for
3920 *
3921 * Get TX/RX statistics for rtl8169
3922 */
3923 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
3924 {
3925 struct rtl8169_private *tp = netdev_priv(dev);
3926 void __iomem *ioaddr = tp->mmio_addr;
3927 unsigned long flags;
3928
3929 if (netif_running(dev)) {
3930 spin_lock_irqsave(&tp->lock, flags);
3931 rtl8169_rx_missed(dev, ioaddr);
3932 spin_unlock_irqrestore(&tp->lock, flags);
3933 }
3934
3935 return &dev->stats;
3936 }
3937
3938 static void rtl8169_net_suspend(struct net_device *dev)
3939 {
3940 if (!netif_running(dev))
3941 return;
3942
3943 netif_device_detach(dev);
3944 netif_stop_queue(dev);
3945 }
3946
3947 #ifdef CONFIG_PM
3948
3949 static int rtl8169_suspend(struct device *device)
3950 {
3951 struct pci_dev *pdev = to_pci_dev(device);
3952 struct net_device *dev = pci_get_drvdata(pdev);
3953
3954 rtl8169_net_suspend(dev);
3955
3956 return 0;
3957 }
3958
3959 static int rtl8169_resume(struct device *device)
3960 {
3961 struct pci_dev *pdev = to_pci_dev(device);
3962 struct net_device *dev = pci_get_drvdata(pdev);
3963
3964 if (!netif_running(dev))
3965 goto out;
3966
3967 netif_device_attach(dev);
3968
3969 rtl8169_schedule_work(dev, rtl8169_reset_task);
3970 out:
3971 return 0;
3972 }
3973
3974 static struct dev_pm_ops rtl8169_pm_ops = {
3975 .suspend = rtl8169_suspend,
3976 .resume = rtl8169_resume,
3977 .freeze = rtl8169_suspend,
3978 .thaw = rtl8169_resume,
3979 .poweroff = rtl8169_suspend,
3980 .restore = rtl8169_resume,
3981 };
3982
3983 #define RTL8169_PM_OPS (&rtl8169_pm_ops)
3984
3985 #else /* !CONFIG_PM */
3986
3987 #define RTL8169_PM_OPS NULL
3988
3989 #endif /* !CONFIG_PM */
3990
3991 static void rtl_shutdown(struct pci_dev *pdev)
3992 {
3993 struct net_device *dev = pci_get_drvdata(pdev);
3994 struct rtl8169_private *tp = netdev_priv(dev);
3995 void __iomem *ioaddr = tp->mmio_addr;
3996
3997 rtl8169_net_suspend(dev);
3998
3999 spin_lock_irq(&tp->lock);
4000
4001 rtl8169_asic_down(ioaddr);
4002
4003 spin_unlock_irq(&tp->lock);
4004
4005 if (system_state == SYSTEM_POWER_OFF) {
4006 /* WoL fails with some 8168 when the receiver is disabled. */
4007 if (tp->features & RTL_FEATURE_WOL) {
4008 pci_clear_master(pdev);
4009
4010 RTL_W8(ChipCmd, CmdRxEnb);
4011 /* PCI commit */
4012 RTL_R8(ChipCmd);
4013 }
4014
4015 pci_wake_from_d3(pdev, true);
4016 pci_set_power_state(pdev, PCI_D3hot);
4017 }
4018 }
4019
4020 static struct pci_driver rtl8169_pci_driver = {
4021 .name = MODULENAME,
4022 .id_table = rtl8169_pci_tbl,
4023 .probe = rtl8169_init_one,
4024 .remove = __devexit_p(rtl8169_remove_one),
4025 .shutdown = rtl_shutdown,
4026 .driver.pm = RTL8169_PM_OPS,
4027 };
4028
4029 static int __init rtl8169_init_module(void)
4030 {
4031 return pci_register_driver(&rtl8169_pci_driver);
4032 }
4033
4034 static void __exit rtl8169_cleanup_module(void)
4035 {
4036 pci_unregister_driver(&rtl8169_pci_driver);
4037 }
4038
4039 module_init(rtl8169_init_module);
4040 module_exit(rtl8169_cleanup_module);
Linux kernel - Deliverables
This page took 0.110649 seconds and 4 git commands to generate.