projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
smsc95xx: support ethtool get_regs
[deliverable/linux.git] / drivers / net / usb / smsc95xx.c
1 /***************************************************************************
2 *
3 * Copyright (C) 2007-2008 SMSC
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
18 *
19 *****************************************************************************/
20
21 #include <linux/module.h>
22 #include <linux/kmod.h>
23 #include <linux/init.h>
24 #include <linux/netdevice.h>
25 #include <linux/etherdevice.h>
26 #include <linux/ethtool.h>
27 #include <linux/mii.h>
28 #include <linux/usb.h>
29 #include <linux/crc32.h>
30 #include <linux/usb/usbnet.h>
31 #include <linux/slab.h>
32 #include "smsc95xx.h"
33
34 #define SMSC_CHIPNAME "smsc95xx"
35 #define SMSC_DRIVER_VERSION "1.0.4"
36 #define HS_USB_PKT_SIZE (512)
37 #define FS_USB_PKT_SIZE (64)
38 #define DEFAULT_HS_BURST_CAP_SIZE (16 * 1024 + 5 * HS_USB_PKT_SIZE)
39 #define DEFAULT_FS_BURST_CAP_SIZE (6 * 1024 + 33 * FS_USB_PKT_SIZE)
40 #define DEFAULT_BULK_IN_DELAY (0x00002000)
41 #define MAX_SINGLE_PACKET_SIZE (2048)
42 #define LAN95XX_EEPROM_MAGIC (0x9500)
43 #define EEPROM_MAC_OFFSET (0x01)
44 #define DEFAULT_TX_CSUM_ENABLE (true)
45 #define DEFAULT_RX_CSUM_ENABLE (true)
46 #define SMSC95XX_INTERNAL_PHY_ID (1)
47 #define SMSC95XX_TX_OVERHEAD (8)
48 #define SMSC95XX_TX_OVERHEAD_CSUM (12)
49
50 struct smsc95xx_priv {
51 u32 mac_cr;
52 u32 hash_hi;
53 u32 hash_lo;
54 spinlock_t mac_cr_lock;
55 };
56
57 struct usb_context {
58 struct usb_ctrlrequest req;
59 struct usbnet *dev;
60 };
61
62 static bool turbo_mode = true;
63 module_param(turbo_mode, bool, 0644);
64 MODULE_PARM_DESC(turbo_mode, "Enable multiple frames per Rx transaction");
65
66 static int smsc95xx_read_reg(struct usbnet *dev, u32 index, u32 *data)
67 {
68 u32 *buf = kmalloc(4, GFP_KERNEL);
69 int ret;
70
71 BUG_ON(!dev);
72
73 if (!buf)
74 return -ENOMEM;
75
76 ret = usb_control_msg(dev->udev, usb_rcvctrlpipe(dev->udev, 0),
77 USB_VENDOR_REQUEST_READ_REGISTER,
78 USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
79 00, index, buf, 4, USB_CTRL_GET_TIMEOUT);
80
81 if (unlikely(ret < 0))
82 netdev_warn(dev->net, "Failed to read register index 0x%08x\n", index);
83
84 le32_to_cpus(buf);
85 *data = *buf;
86 kfree(buf);
87
88 return ret;
89 }
90
91 static int smsc95xx_write_reg(struct usbnet *dev, u32 index, u32 data)
92 {
93 u32 *buf = kmalloc(4, GFP_KERNEL);
94 int ret;
95
96 BUG_ON(!dev);
97
98 if (!buf)
99 return -ENOMEM;
100
101 *buf = data;
102 cpu_to_le32s(buf);
103
104 ret = usb_control_msg(dev->udev, usb_sndctrlpipe(dev->udev, 0),
105 USB_VENDOR_REQUEST_WRITE_REGISTER,
106 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
107 00, index, buf, 4, USB_CTRL_SET_TIMEOUT);
108
109 if (unlikely(ret < 0))
110 netdev_warn(dev->net, "Failed to write register index 0x%08x\n", index);
111
112 kfree(buf);
113
114 return ret;
115 }
116
117 /* Loop until the read is completed with timeout
118 * called with phy_mutex held */
119 static int smsc95xx_phy_wait_not_busy(struct usbnet *dev)
120 {
121 unsigned long start_time = jiffies;
122 u32 val;
123
124 do {
125 smsc95xx_read_reg(dev, MII_ADDR, &val);
126 if (!(val & MII_BUSY_))
127 return 0;
128 } while (!time_after(jiffies, start_time + HZ));
129
130 return -EIO;
131 }
132
133 static int smsc95xx_mdio_read(struct net_device *netdev, int phy_id, int idx)
134 {
135 struct usbnet *dev = netdev_priv(netdev);
136 u32 val, addr;
137
138 mutex_lock(&dev->phy_mutex);
139
140 /* confirm MII not busy */
141 if (smsc95xx_phy_wait_not_busy(dev)) {
142 netdev_warn(dev->net, "MII is busy in smsc95xx_mdio_read\n");
143 mutex_unlock(&dev->phy_mutex);
144 return -EIO;
145 }
146
147 /* set the address, index & direction (read from PHY) */
148 phy_id &= dev->mii.phy_id_mask;
149 idx &= dev->mii.reg_num_mask;
150 addr = (phy_id << 11) | (idx << 6) | MII_READ_;
151 smsc95xx_write_reg(dev, MII_ADDR, addr);
152
153 if (smsc95xx_phy_wait_not_busy(dev)) {
154 netdev_warn(dev->net, "Timed out reading MII reg %02X\n", idx);
155 mutex_unlock(&dev->phy_mutex);
156 return -EIO;
157 }
158
159 smsc95xx_read_reg(dev, MII_DATA, &val);
160
161 mutex_unlock(&dev->phy_mutex);
162
163 return (u16)(val & 0xFFFF);
164 }
165
166 static void smsc95xx_mdio_write(struct net_device *netdev, int phy_id, int idx,
167 int regval)
168 {
169 struct usbnet *dev = netdev_priv(netdev);
170 u32 val, addr;
171
172 mutex_lock(&dev->phy_mutex);
173
174 /* confirm MII not busy */
175 if (smsc95xx_phy_wait_not_busy(dev)) {
176 netdev_warn(dev->net, "MII is busy in smsc95xx_mdio_write\n");
177 mutex_unlock(&dev->phy_mutex);
178 return;
179 }
180
181 val = regval;
182 smsc95xx_write_reg(dev, MII_DATA, val);
183
184 /* set the address, index & direction (write to PHY) */
185 phy_id &= dev->mii.phy_id_mask;
186 idx &= dev->mii.reg_num_mask;
187 addr = (phy_id << 11) | (idx << 6) | MII_WRITE_;
188 smsc95xx_write_reg(dev, MII_ADDR, addr);
189
190 if (smsc95xx_phy_wait_not_busy(dev))
191 netdev_warn(dev->net, "Timed out writing MII reg %02X\n", idx);
192
193 mutex_unlock(&dev->phy_mutex);
194 }
195
196 static int smsc95xx_wait_eeprom(struct usbnet *dev)
197 {
198 unsigned long start_time = jiffies;
199 u32 val;
200
201 do {
202 smsc95xx_read_reg(dev, E2P_CMD, &val);
203 if (!(val & E2P_CMD_BUSY_) || (val & E2P_CMD_TIMEOUT_))
204 break;
205 udelay(40);
206 } while (!time_after(jiffies, start_time + HZ));
207
208 if (val & (E2P_CMD_TIMEOUT_ | E2P_CMD_BUSY_)) {
209 netdev_warn(dev->net, "EEPROM read operation timeout\n");
210 return -EIO;
211 }
212
213 return 0;
214 }
215
216 static int smsc95xx_eeprom_confirm_not_busy(struct usbnet *dev)
217 {
218 unsigned long start_time = jiffies;
219 u32 val;
220
221 do {
222 smsc95xx_read_reg(dev, E2P_CMD, &val);
223
224 if (!(val & E2P_CMD_BUSY_))
225 return 0;
226
227 udelay(40);
228 } while (!time_after(jiffies, start_time + HZ));
229
230 netdev_warn(dev->net, "EEPROM is busy\n");
231 return -EIO;
232 }
233
234 static int smsc95xx_read_eeprom(struct usbnet *dev, u32 offset, u32 length,
235 u8 *data)
236 {
237 u32 val;
238 int i, ret;
239
240 BUG_ON(!dev);
241 BUG_ON(!data);
242
243 ret = smsc95xx_eeprom_confirm_not_busy(dev);
244 if (ret)
245 return ret;
246
247 for (i = 0; i < length; i++) {
248 val = E2P_CMD_BUSY_ | E2P_CMD_READ_ | (offset & E2P_CMD_ADDR_);
249 smsc95xx_write_reg(dev, E2P_CMD, val);
250
251 ret = smsc95xx_wait_eeprom(dev);
252 if (ret < 0)
253 return ret;
254
255 smsc95xx_read_reg(dev, E2P_DATA, &val);
256
257 data[i] = val & 0xFF;
258 offset++;
259 }
260
261 return 0;
262 }
263
264 static int smsc95xx_write_eeprom(struct usbnet *dev, u32 offset, u32 length,
265 u8 *data)
266 {
267 u32 val;
268 int i, ret;
269
270 BUG_ON(!dev);
271 BUG_ON(!data);
272
273 ret = smsc95xx_eeprom_confirm_not_busy(dev);
274 if (ret)
275 return ret;
276
277 /* Issue write/erase enable command */
278 val = E2P_CMD_BUSY_ | E2P_CMD_EWEN_;
279 smsc95xx_write_reg(dev, E2P_CMD, val);
280
281 ret = smsc95xx_wait_eeprom(dev);
282 if (ret < 0)
283 return ret;
284
285 for (i = 0; i < length; i++) {
286
287 /* Fill data register */
288 val = data[i];
289 smsc95xx_write_reg(dev, E2P_DATA, val);
290
291 /* Send "write" command */
292 val = E2P_CMD_BUSY_ | E2P_CMD_WRITE_ | (offset & E2P_CMD_ADDR_);
293 smsc95xx_write_reg(dev, E2P_CMD, val);
294
295 ret = smsc95xx_wait_eeprom(dev);
296 if (ret < 0)
297 return ret;
298
299 offset++;
300 }
301
302 return 0;
303 }
304
305 static void smsc95xx_async_cmd_callback(struct urb *urb)
306 {
307 struct usb_context *usb_context = urb->context;
308 struct usbnet *dev = usb_context->dev;
309 int status = urb->status;
310
311 if (status < 0)
312 netdev_warn(dev->net, "async callback failed with %d\n", status);
313
314 kfree(usb_context);
315 usb_free_urb(urb);
316 }
317
318 static int smsc95xx_write_reg_async(struct usbnet *dev, u16 index, u32 *data)
319 {
320 struct usb_context *usb_context;
321 int status;
322 struct urb *urb;
323 const u16 size = 4;
324
325 urb = usb_alloc_urb(0, GFP_ATOMIC);
326 if (!urb) {
327 netdev_warn(dev->net, "Error allocating URB\n");
328 return -ENOMEM;
329 }
330
331 usb_context = kmalloc(sizeof(struct usb_context), GFP_ATOMIC);
332 if (usb_context == NULL) {
333 netdev_warn(dev->net, "Error allocating control msg\n");
334 usb_free_urb(urb);
335 return -ENOMEM;
336 }
337
338 usb_context->req.bRequestType =
339 USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE;
340 usb_context->req.bRequest = USB_VENDOR_REQUEST_WRITE_REGISTER;
341 usb_context->req.wValue = 00;
342 usb_context->req.wIndex = cpu_to_le16(index);
343 usb_context->req.wLength = cpu_to_le16(size);
344
345 usb_fill_control_urb(urb, dev->udev, usb_sndctrlpipe(dev->udev, 0),
346 (void *)&usb_context->req, data, size,
347 smsc95xx_async_cmd_callback,
348 (void *)usb_context);
349
350 status = usb_submit_urb(urb, GFP_ATOMIC);
351 if (status < 0) {
352 netdev_warn(dev->net, "Error submitting control msg, sts=%d\n",
353 status);
354 kfree(usb_context);
355 usb_free_urb(urb);
356 }
357
358 return status;
359 }
360
361 /* returns hash bit number for given MAC address
362 * example:
363 * 01 00 5E 00 00 01 -> returns bit number 31 */
364 static unsigned int smsc95xx_hash(char addr[ETH_ALEN])
365 {
366 return (ether_crc(ETH_ALEN, addr) >> 26) & 0x3f;
367 }
368
369 static void smsc95xx_set_multicast(struct net_device *netdev)
370 {
371 struct usbnet *dev = netdev_priv(netdev);
372 struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
373 unsigned long flags;
374
375 pdata->hash_hi = 0;
376 pdata->hash_lo = 0;
377
378 spin_lock_irqsave(&pdata->mac_cr_lock, flags);
379
380 if (dev->net->flags & IFF_PROMISC) {
381 netif_dbg(dev, drv, dev->net, "promiscuous mode enabled\n");
382 pdata->mac_cr |= MAC_CR_PRMS_;
383 pdata->mac_cr &= ~(MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
384 } else if (dev->net->flags & IFF_ALLMULTI) {
385 netif_dbg(dev, drv, dev->net, "receive all multicast enabled\n");
386 pdata->mac_cr |= MAC_CR_MCPAS_;
387 pdata->mac_cr &= ~(MAC_CR_PRMS_ | MAC_CR_HPFILT_);
388 } else if (!netdev_mc_empty(dev->net)) {
389 struct netdev_hw_addr *ha;
390
391 pdata->mac_cr |= MAC_CR_HPFILT_;
392 pdata->mac_cr &= ~(MAC_CR_PRMS_ | MAC_CR_MCPAS_);
393
394 netdev_for_each_mc_addr(ha, netdev) {
395 u32 bitnum = smsc95xx_hash(ha->addr);
396 u32 mask = 0x01 << (bitnum & 0x1F);
397 if (bitnum & 0x20)
398 pdata->hash_hi |= mask;
399 else
400 pdata->hash_lo |= mask;
401 }
402
403 netif_dbg(dev, drv, dev->net, "HASHH=0x%08X, HASHL=0x%08X\n",
404 pdata->hash_hi, pdata->hash_lo);
405 } else {
406 netif_dbg(dev, drv, dev->net, "receive own packets only\n");
407 pdata->mac_cr &=
408 ~(MAC_CR_PRMS_ | MAC_CR_MCPAS_ | MAC_CR_HPFILT_);
409 }
410
411 spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
412
413 /* Initiate async writes, as we can't wait for completion here */
414 smsc95xx_write_reg_async(dev, HASHH, &pdata->hash_hi);
415 smsc95xx_write_reg_async(dev, HASHL, &pdata->hash_lo);
416 smsc95xx_write_reg_async(dev, MAC_CR, &pdata->mac_cr);
417 }
418
419 static void smsc95xx_phy_update_flowcontrol(struct usbnet *dev, u8 duplex,
420 u16 lcladv, u16 rmtadv)
421 {
422 u32 flow, afc_cfg = 0;
423
424 int ret = smsc95xx_read_reg(dev, AFC_CFG, &afc_cfg);
425 if (ret < 0) {
426 netdev_warn(dev->net, "error reading AFC_CFG\n");
427 return;
428 }
429
430 if (duplex == DUPLEX_FULL) {
431 u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
432
433 if (cap & FLOW_CTRL_RX)
434 flow = 0xFFFF0002;
435 else
436 flow = 0;
437
438 if (cap & FLOW_CTRL_TX)
439 afc_cfg |= 0xF;
440 else
441 afc_cfg &= ~0xF;
442
443 netif_dbg(dev, link, dev->net, "rx pause %s, tx pause %s\n",
444 cap & FLOW_CTRL_RX ? "enabled" : "disabled",
445 cap & FLOW_CTRL_TX ? "enabled" : "disabled");
446 } else {
447 netif_dbg(dev, link, dev->net, "half duplex\n");
448 flow = 0;
449 afc_cfg |= 0xF;
450 }
451
452 smsc95xx_write_reg(dev, FLOW, flow);
453 smsc95xx_write_reg(dev, AFC_CFG, afc_cfg);
454 }
455
456 static int smsc95xx_link_reset(struct usbnet *dev)
457 {
458 struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
459 struct mii_if_info *mii = &dev->mii;
460 struct ethtool_cmd ecmd = { .cmd = ETHTOOL_GSET };
461 unsigned long flags;
462 u16 lcladv, rmtadv;
463 u32 intdata;
464
465 /* clear interrupt status */
466 smsc95xx_mdio_read(dev->net, mii->phy_id, PHY_INT_SRC);
467 intdata = 0xFFFFFFFF;
468 smsc95xx_write_reg(dev, INT_STS, intdata);
469
470 mii_check_media(mii, 1, 1);
471 mii_ethtool_gset(&dev->mii, &ecmd);
472 lcladv = smsc95xx_mdio_read(dev->net, mii->phy_id, MII_ADVERTISE);
473 rmtadv = smsc95xx_mdio_read(dev->net, mii->phy_id, MII_LPA);
474
475 netif_dbg(dev, link, dev->net,
476 "speed: %u duplex: %d lcladv: %04x rmtadv: %04x\n",
477 ethtool_cmd_speed(&ecmd), ecmd.duplex, lcladv, rmtadv);
478
479 spin_lock_irqsave(&pdata->mac_cr_lock, flags);
480 if (ecmd.duplex != DUPLEX_FULL) {
481 pdata->mac_cr &= ~MAC_CR_FDPX_;
482 pdata->mac_cr |= MAC_CR_RCVOWN_;
483 } else {
484 pdata->mac_cr &= ~MAC_CR_RCVOWN_;
485 pdata->mac_cr |= MAC_CR_FDPX_;
486 }
487 spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
488
489 smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
490
491 smsc95xx_phy_update_flowcontrol(dev, ecmd.duplex, lcladv, rmtadv);
492
493 return 0;
494 }
495
496 static void smsc95xx_status(struct usbnet *dev, struct urb *urb)
497 {
498 u32 intdata;
499
500 if (urb->actual_length != 4) {
501 netdev_warn(dev->net, "unexpected urb length %d\n",
502 urb->actual_length);
503 return;
504 }
505
506 memcpy(&intdata, urb->transfer_buffer, 4);
507 le32_to_cpus(&intdata);
508
509 netif_dbg(dev, link, dev->net, "intdata: 0x%08X\n", intdata);
510
511 if (intdata & INT_ENP_PHY_INT_)
512 usbnet_defer_kevent(dev, EVENT_LINK_RESET);
513 else
514 netdev_warn(dev->net, "unexpected interrupt, intdata=0x%08X\n",
515 intdata);
516 }
517
518 /* Enable or disable Tx & Rx checksum offload engines */
519 static int smsc95xx_set_features(struct net_device *netdev,
520 netdev_features_t features)
521 {
522 struct usbnet *dev = netdev_priv(netdev);
523 u32 read_buf;
524 int ret;
525
526 ret = smsc95xx_read_reg(dev, COE_CR, &read_buf);
527 if (ret < 0) {
528 netdev_warn(dev->net, "Failed to read COE_CR: %d\n", ret);
529 return ret;
530 }
531
532 if (features & NETIF_F_HW_CSUM)
533 read_buf |= Tx_COE_EN_;
534 else
535 read_buf &= ~Tx_COE_EN_;
536
537 if (features & NETIF_F_RXCSUM)
538 read_buf |= Rx_COE_EN_;
539 else
540 read_buf &= ~Rx_COE_EN_;
541
542 ret = smsc95xx_write_reg(dev, COE_CR, read_buf);
543 if (ret < 0) {
544 netdev_warn(dev->net, "Failed to write COE_CR: %d\n", ret);
545 return ret;
546 }
547
548 netif_dbg(dev, hw, dev->net, "COE_CR = 0x%08x\n", read_buf);
549 return 0;
550 }
551
552 static int smsc95xx_ethtool_get_eeprom_len(struct net_device *net)
553 {
554 return MAX_EEPROM_SIZE;
555 }
556
557 static int smsc95xx_ethtool_get_eeprom(struct net_device *netdev,
558 struct ethtool_eeprom *ee, u8 *data)
559 {
560 struct usbnet *dev = netdev_priv(netdev);
561
562 ee->magic = LAN95XX_EEPROM_MAGIC;
563
564 return smsc95xx_read_eeprom(dev, ee->offset, ee->len, data);
565 }
566
567 static int smsc95xx_ethtool_set_eeprom(struct net_device *netdev,
568 struct ethtool_eeprom *ee, u8 *data)
569 {
570 struct usbnet *dev = netdev_priv(netdev);
571
572 if (ee->magic != LAN95XX_EEPROM_MAGIC) {
573 netdev_warn(dev->net, "EEPROM: magic value mismatch, magic = 0x%x\n",
574 ee->magic);
575 return -EINVAL;
576 }
577
578 return smsc95xx_write_eeprom(dev, ee->offset, ee->len, data);
579 }
580
581 static int smsc95xx_ethtool_getregslen(struct net_device *netdev)
582 {
583 /* all smsc95xx registers */
584 return COE_CR - ID_REV + 1;
585 }
586
587 static void
588 smsc95xx_ethtool_getregs(struct net_device *netdev, struct ethtool_regs *regs,
589 void *buf)
590 {
591 struct usbnet *dev = netdev_priv(netdev);
592 unsigned int i, j, retval;
593 u32 *data = buf;
594
595 retval = smsc95xx_read_reg(dev, ID_REV, &regs->version);
596 if (retval < 0) {
597 netdev_warn(netdev, "REGS: cannot read ID_REV\n");
598 return;
599 }
600
601 for (i = ID_REV, j = 0; i <= COE_CR; i += (sizeof(u32)), j++) {
602 retval = smsc95xx_read_reg(dev, i, &data[j]);
603 if (retval < 0) {
604 netdev_warn(netdev, "REGS: cannot read reg[%x]\n", i);
605 return;
606 }
607 }
608 }
609
610 static const struct ethtool_ops smsc95xx_ethtool_ops = {
611 .get_link = usbnet_get_link,
612 .nway_reset = usbnet_nway_reset,
613 .get_drvinfo = usbnet_get_drvinfo,
614 .get_msglevel = usbnet_get_msglevel,
615 .set_msglevel = usbnet_set_msglevel,
616 .get_settings = usbnet_get_settings,
617 .set_settings = usbnet_set_settings,
618 .get_eeprom_len = smsc95xx_ethtool_get_eeprom_len,
619 .get_eeprom = smsc95xx_ethtool_get_eeprom,
620 .set_eeprom = smsc95xx_ethtool_set_eeprom,
621 .get_regs_len = smsc95xx_ethtool_getregslen,
622 .get_regs = smsc95xx_ethtool_getregs,
623 };
624
625 static int smsc95xx_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
626 {
627 struct usbnet *dev = netdev_priv(netdev);
628
629 if (!netif_running(netdev))
630 return -EINVAL;
631
632 return generic_mii_ioctl(&dev->mii, if_mii(rq), cmd, NULL);
633 }
634
635 static void smsc95xx_init_mac_address(struct usbnet *dev)
636 {
637 /* try reading mac address from EEPROM */
638 if (smsc95xx_read_eeprom(dev, EEPROM_MAC_OFFSET, ETH_ALEN,
639 dev->net->dev_addr) == 0) {
640 if (is_valid_ether_addr(dev->net->dev_addr)) {
641 /* eeprom values are valid so use them */
642 netif_dbg(dev, ifup, dev->net, "MAC address read from EEPROM\n");
643 return;
644 }
645 }
646
647 /* no eeprom, or eeprom values are invalid. generate random MAC */
648 eth_hw_addr_random(dev->net);
649 netif_dbg(dev, ifup, dev->net, "MAC address set to random_ether_addr\n");
650 }
651
652 static int smsc95xx_set_mac_address(struct usbnet *dev)
653 {
654 u32 addr_lo = dev->net->dev_addr[0] | dev->net->dev_addr[1] << 8 |
655 dev->net->dev_addr[2] << 16 | dev->net->dev_addr[3] << 24;
656 u32 addr_hi = dev->net->dev_addr[4] | dev->net->dev_addr[5] << 8;
657 int ret;
658
659 ret = smsc95xx_write_reg(dev, ADDRL, addr_lo);
660 if (ret < 0) {
661 netdev_warn(dev->net, "Failed to write ADDRL: %d\n", ret);
662 return ret;
663 }
664
665 ret = smsc95xx_write_reg(dev, ADDRH, addr_hi);
666 if (ret < 0) {
667 netdev_warn(dev->net, "Failed to write ADDRH: %d\n", ret);
668 return ret;
669 }
670
671 return 0;
672 }
673
674 /* starts the TX path */
675 static void smsc95xx_start_tx_path(struct usbnet *dev)
676 {
677 struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
678 unsigned long flags;
679 u32 reg_val;
680
681 /* Enable Tx at MAC */
682 spin_lock_irqsave(&pdata->mac_cr_lock, flags);
683 pdata->mac_cr |= MAC_CR_TXEN_;
684 spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
685
686 smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
687
688 /* Enable Tx at SCSRs */
689 reg_val = TX_CFG_ON_;
690 smsc95xx_write_reg(dev, TX_CFG, reg_val);
691 }
692
693 /* Starts the Receive path */
694 static void smsc95xx_start_rx_path(struct usbnet *dev)
695 {
696 struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
697 unsigned long flags;
698
699 spin_lock_irqsave(&pdata->mac_cr_lock, flags);
700 pdata->mac_cr |= MAC_CR_RXEN_;
701 spin_unlock_irqrestore(&pdata->mac_cr_lock, flags);
702
703 smsc95xx_write_reg(dev, MAC_CR, pdata->mac_cr);
704 }
705
706 static int smsc95xx_phy_initialize(struct usbnet *dev)
707 {
708 int bmcr, timeout = 0;
709
710 /* Initialize MII structure */
711 dev->mii.dev = dev->net;
712 dev->mii.mdio_read = smsc95xx_mdio_read;
713 dev->mii.mdio_write = smsc95xx_mdio_write;
714 dev->mii.phy_id_mask = 0x1f;
715 dev->mii.reg_num_mask = 0x1f;
716 dev->mii.phy_id = SMSC95XX_INTERNAL_PHY_ID;
717
718 /* reset phy and wait for reset to complete */
719 smsc95xx_mdio_write(dev->net, dev->mii.phy_id, MII_BMCR, BMCR_RESET);
720
721 do {
722 msleep(10);
723 bmcr = smsc95xx_mdio_read(dev->net, dev->mii.phy_id, MII_BMCR);
724 timeout++;
725 } while ((bmcr & BMCR_RESET) && (timeout < 100));
726
727 if (timeout >= 100) {
728 netdev_warn(dev->net, "timeout on PHY Reset");
729 return -EIO;
730 }
731
732 smsc95xx_mdio_write(dev->net, dev->mii.phy_id, MII_ADVERTISE,
733 ADVERTISE_ALL | ADVERTISE_CSMA | ADVERTISE_PAUSE_CAP |
734 ADVERTISE_PAUSE_ASYM);
735
736 /* read to clear */
737 smsc95xx_mdio_read(dev->net, dev->mii.phy_id, PHY_INT_SRC);
738
739 smsc95xx_mdio_write(dev->net, dev->mii.phy_id, PHY_INT_MASK,
740 PHY_INT_MASK_DEFAULT_);
741 mii_nway_restart(&dev->mii);
742
743 netif_dbg(dev, ifup, dev->net, "phy initialised successfully\n");
744 return 0;
745 }
746
747 static int smsc95xx_reset(struct usbnet *dev)
748 {
749 struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
750 u32 read_buf, write_buf, burst_cap;
751 int ret = 0, timeout;
752
753 netif_dbg(dev, ifup, dev->net, "entering smsc95xx_reset\n");
754
755 write_buf = HW_CFG_LRST_;
756 ret = smsc95xx_write_reg(dev, HW_CFG, write_buf);
757 if (ret < 0) {
758 netdev_warn(dev->net, "Failed to write HW_CFG_LRST_ bit in HW_CFG register, ret = %d\n",
759 ret);
760 return ret;
761 }
762
763 timeout = 0;
764 do {
765 ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
766 if (ret < 0) {
767 netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
768 return ret;
769 }
770 msleep(10);
771 timeout++;
772 } while ((read_buf & HW_CFG_LRST_) && (timeout < 100));
773
774 if (timeout >= 100) {
775 netdev_warn(dev->net, "timeout waiting for completion of Lite Reset\n");
776 return ret;
777 }
778
779 write_buf = PM_CTL_PHY_RST_;
780 ret = smsc95xx_write_reg(dev, PM_CTRL, write_buf);
781 if (ret < 0) {
782 netdev_warn(dev->net, "Failed to write PM_CTRL: %d\n", ret);
783 return ret;
784 }
785
786 timeout = 0;
787 do {
788 ret = smsc95xx_read_reg(dev, PM_CTRL, &read_buf);
789 if (ret < 0) {
790 netdev_warn(dev->net, "Failed to read PM_CTRL: %d\n", ret);
791 return ret;
792 }
793 msleep(10);
794 timeout++;
795 } while ((read_buf & PM_CTL_PHY_RST_) && (timeout < 100));
796
797 if (timeout >= 100) {
798 netdev_warn(dev->net, "timeout waiting for PHY Reset\n");
799 return ret;
800 }
801
802 ret = smsc95xx_set_mac_address(dev);
803 if (ret < 0)
804 return ret;
805
806 netif_dbg(dev, ifup, dev->net,
807 "MAC Address: %pM\n", dev->net->dev_addr);
808
809 ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
810 if (ret < 0) {
811 netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
812 return ret;
813 }
814
815 netif_dbg(dev, ifup, dev->net,
816 "Read Value from HW_CFG : 0x%08x\n", read_buf);
817
818 read_buf |= HW_CFG_BIR_;
819
820 ret = smsc95xx_write_reg(dev, HW_CFG, read_buf);
821 if (ret < 0) {
822 netdev_warn(dev->net, "Failed to write HW_CFG_BIR_ bit in HW_CFG register, ret = %d\n",
823 ret);
824 return ret;
825 }
826
827 ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
828 if (ret < 0) {
829 netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
830 return ret;
831 }
832 netif_dbg(dev, ifup, dev->net,
833 "Read Value from HW_CFG after writing HW_CFG_BIR_: 0x%08x\n",
834 read_buf);
835
836 if (!turbo_mode) {
837 burst_cap = 0;
838 dev->rx_urb_size = MAX_SINGLE_PACKET_SIZE;
839 } else if (dev->udev->speed == USB_SPEED_HIGH) {
840 burst_cap = DEFAULT_HS_BURST_CAP_SIZE / HS_USB_PKT_SIZE;
841 dev->rx_urb_size = DEFAULT_HS_BURST_CAP_SIZE;
842 } else {
843 burst_cap = DEFAULT_FS_BURST_CAP_SIZE / FS_USB_PKT_SIZE;
844 dev->rx_urb_size = DEFAULT_FS_BURST_CAP_SIZE;
845 }
846
847 netif_dbg(dev, ifup, dev->net,
848 "rx_urb_size=%ld\n", (ulong)dev->rx_urb_size);
849
850 ret = smsc95xx_write_reg(dev, BURST_CAP, burst_cap);
851 if (ret < 0) {
852 netdev_warn(dev->net, "Failed to write BURST_CAP: %d\n", ret);
853 return ret;
854 }
855
856 ret = smsc95xx_read_reg(dev, BURST_CAP, &read_buf);
857 if (ret < 0) {
858 netdev_warn(dev->net, "Failed to read BURST_CAP: %d\n", ret);
859 return ret;
860 }
861 netif_dbg(dev, ifup, dev->net,
862 "Read Value from BURST_CAP after writing: 0x%08x\n",
863 read_buf);
864
865 read_buf = DEFAULT_BULK_IN_DELAY;
866 ret = smsc95xx_write_reg(dev, BULK_IN_DLY, read_buf);
867 if (ret < 0) {
868 netdev_warn(dev->net, "ret = %d\n", ret);
869 return ret;
870 }
871
872 ret = smsc95xx_read_reg(dev, BULK_IN_DLY, &read_buf);
873 if (ret < 0) {
874 netdev_warn(dev->net, "Failed to read BULK_IN_DLY: %d\n", ret);
875 return ret;
876 }
877 netif_dbg(dev, ifup, dev->net,
878 "Read Value from BULK_IN_DLY after writing: 0x%08x\n",
879 read_buf);
880
881 ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
882 if (ret < 0) {
883 netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
884 return ret;
885 }
886 netif_dbg(dev, ifup, dev->net,
887 "Read Value from HW_CFG: 0x%08x\n", read_buf);
888
889 if (turbo_mode)
890 read_buf |= (HW_CFG_MEF_ | HW_CFG_BCE_);
891
892 read_buf &= ~HW_CFG_RXDOFF_;
893
894 /* set Rx data offset=2, Make IP header aligns on word boundary. */
895 read_buf |= NET_IP_ALIGN << 9;
896
897 ret = smsc95xx_write_reg(dev, HW_CFG, read_buf);
898 if (ret < 0) {
899 netdev_warn(dev->net, "Failed to write HW_CFG register, ret=%d\n",
900 ret);
901 return ret;
902 }
903
904 ret = smsc95xx_read_reg(dev, HW_CFG, &read_buf);
905 if (ret < 0) {
906 netdev_warn(dev->net, "Failed to read HW_CFG: %d\n", ret);
907 return ret;
908 }
909 netif_dbg(dev, ifup, dev->net,
910 "Read Value from HW_CFG after writing: 0x%08x\n", read_buf);
911
912 write_buf = 0xFFFFFFFF;
913 ret = smsc95xx_write_reg(dev, INT_STS, write_buf);
914 if (ret < 0) {
915 netdev_warn(dev->net, "Failed to write INT_STS register, ret=%d\n",
916 ret);
917 return ret;
918 }
919
920 ret = smsc95xx_read_reg(dev, ID_REV, &read_buf);
921 if (ret < 0) {
922 netdev_warn(dev->net, "Failed to read ID_REV: %d\n", ret);
923 return ret;
924 }
925 netif_dbg(dev, ifup, dev->net, "ID_REV = 0x%08x\n", read_buf);
926
927 /* Configure GPIO pins as LED outputs */
928 write_buf = LED_GPIO_CFG_SPD_LED | LED_GPIO_CFG_LNK_LED |
929 LED_GPIO_CFG_FDX_LED;
930 ret = smsc95xx_write_reg(dev, LED_GPIO_CFG, write_buf);
931 if (ret < 0) {
932 netdev_warn(dev->net, "Failed to write LED_GPIO_CFG register, ret=%d\n",
933 ret);
934 return ret;
935 }
936
937 /* Init Tx */
938 write_buf = 0;
939 ret = smsc95xx_write_reg(dev, FLOW, write_buf);
940 if (ret < 0) {
941 netdev_warn(dev->net, "Failed to write FLOW: %d\n", ret);
942 return ret;
943 }
944
945 read_buf = AFC_CFG_DEFAULT;
946 ret = smsc95xx_write_reg(dev, AFC_CFG, read_buf);
947 if (ret < 0) {
948 netdev_warn(dev->net, "Failed to write AFC_CFG: %d\n", ret);
949 return ret;
950 }
951
952 /* Don't need mac_cr_lock during initialisation */
953 ret = smsc95xx_read_reg(dev, MAC_CR, &pdata->mac_cr);
954 if (ret < 0) {
955 netdev_warn(dev->net, "Failed to read MAC_CR: %d\n", ret);
956 return ret;
957 }
958
959 /* Init Rx */
960 /* Set Vlan */
961 write_buf = (u32)ETH_P_8021Q;
962 ret = smsc95xx_write_reg(dev, VLAN1, write_buf);
963 if (ret < 0) {
964 netdev_warn(dev->net, "Failed to write VAN1: %d\n", ret);
965 return ret;
966 }
967
968 /* Enable or disable checksum offload engines */
969 smsc95xx_set_features(dev->net, dev->net->features);
970
971 smsc95xx_set_multicast(dev->net);
972
973 if (smsc95xx_phy_initialize(dev) < 0)
974 return -EIO;
975
976 ret = smsc95xx_read_reg(dev, INT_EP_CTL, &read_buf);
977 if (ret < 0) {
978 netdev_warn(dev->net, "Failed to read INT_EP_CTL: %d\n", ret);
979 return ret;
980 }
981
982 /* enable PHY interrupts */
983 read_buf |= INT_EP_CTL_PHY_INT_;
984
985 ret = smsc95xx_write_reg(dev, INT_EP_CTL, read_buf);
986 if (ret < 0) {
987 netdev_warn(dev->net, "Failed to write INT_EP_CTL: %d\n", ret);
988 return ret;
989 }
990
991 smsc95xx_start_tx_path(dev);
992 smsc95xx_start_rx_path(dev);
993
994 netif_dbg(dev, ifup, dev->net, "smsc95xx_reset, return 0\n");
995 return 0;
996 }
997
998 static const struct net_device_ops smsc95xx_netdev_ops = {
999 .ndo_open = usbnet_open,
1000 .ndo_stop = usbnet_stop,
1001 .ndo_start_xmit = usbnet_start_xmit,
1002 .ndo_tx_timeout = usbnet_tx_timeout,
1003 .ndo_change_mtu = usbnet_change_mtu,
1004 .ndo_set_mac_address = eth_mac_addr,
1005 .ndo_validate_addr = eth_validate_addr,
1006 .ndo_do_ioctl = smsc95xx_ioctl,
1007 .ndo_set_rx_mode = smsc95xx_set_multicast,
1008 .ndo_set_features = smsc95xx_set_features,
1009 };
1010
1011 static int smsc95xx_bind(struct usbnet *dev, struct usb_interface *intf)
1012 {
1013 struct smsc95xx_priv *pdata = NULL;
1014 int ret;
1015
1016 printk(KERN_INFO SMSC_CHIPNAME " v" SMSC_DRIVER_VERSION "\n");
1017
1018 ret = usbnet_get_endpoints(dev, intf);
1019 if (ret < 0) {
1020 netdev_warn(dev->net, "usbnet_get_endpoints failed: %d\n", ret);
1021 return ret;
1022 }
1023
1024 dev->data[0] = (unsigned long)kzalloc(sizeof(struct smsc95xx_priv),
1025 GFP_KERNEL);
1026
1027 pdata = (struct smsc95xx_priv *)(dev->data[0]);
1028 if (!pdata) {
1029 netdev_warn(dev->net, "Unable to allocate struct smsc95xx_priv\n");
1030 return -ENOMEM;
1031 }
1032
1033 spin_lock_init(&pdata->mac_cr_lock);
1034
1035 if (DEFAULT_TX_CSUM_ENABLE)
1036 dev->net->features |= NETIF_F_HW_CSUM;
1037 if (DEFAULT_RX_CSUM_ENABLE)
1038 dev->net->features |= NETIF_F_RXCSUM;
1039
1040 dev->net->hw_features = NETIF_F_HW_CSUM | NETIF_F_RXCSUM;
1041
1042 smsc95xx_init_mac_address(dev);
1043
1044 /* Init all registers */
1045 ret = smsc95xx_reset(dev);
1046
1047 dev->net->netdev_ops = &smsc95xx_netdev_ops;
1048 dev->net->ethtool_ops = &smsc95xx_ethtool_ops;
1049 dev->net->flags |= IFF_MULTICAST;
1050 dev->net->hard_header_len += SMSC95XX_TX_OVERHEAD_CSUM;
1051 dev->hard_mtu = dev->net->mtu + dev->net->hard_header_len;
1052 return 0;
1053 }
1054
1055 static void smsc95xx_unbind(struct usbnet *dev, struct usb_interface *intf)
1056 {
1057 struct smsc95xx_priv *pdata = (struct smsc95xx_priv *)(dev->data[0]);
1058 if (pdata) {
1059 netif_dbg(dev, ifdown, dev->net, "free pdata\n");
1060 kfree(pdata);
1061 pdata = NULL;
1062 dev->data[0] = 0;
1063 }
1064 }
1065
1066 static void smsc95xx_rx_csum_offload(struct sk_buff *skb)
1067 {
1068 skb->csum = *(u16 *)(skb_tail_pointer(skb) - 2);
1069 skb->ip_summed = CHECKSUM_COMPLETE;
1070 skb_trim(skb, skb->len - 2);
1071 }
1072
1073 static int smsc95xx_rx_fixup(struct usbnet *dev, struct sk_buff *skb)
1074 {
1075 while (skb->len > 0) {
1076 u32 header, align_count;
1077 struct sk_buff *ax_skb;
1078 unsigned char *packet;
1079 u16 size;
1080
1081 memcpy(&header, skb->data, sizeof(header));
1082 le32_to_cpus(&header);
1083 skb_pull(skb, 4 + NET_IP_ALIGN);
1084 packet = skb->data;
1085
1086 /* get the packet length */
1087 size = (u16)((header & RX_STS_FL_) >> 16);
1088 align_count = (4 - ((size + NET_IP_ALIGN) % 4)) % 4;
1089
1090 if (unlikely(header & RX_STS_ES_)) {
1091 netif_dbg(dev, rx_err, dev->net,
1092 "Error header=0x%08x\n", header);
1093 dev->net->stats.rx_errors++;
1094 dev->net->stats.rx_dropped++;
1095
1096 if (header & RX_STS_CRC_) {
1097 dev->net->stats.rx_crc_errors++;
1098 } else {
1099 if (header & (RX_STS_TL_ | RX_STS_RF_))
1100 dev->net->stats.rx_frame_errors++;
1101
1102 if ((header & RX_STS_LE_) &&
1103 (!(header & RX_STS_FT_)))
1104 dev->net->stats.rx_length_errors++;
1105 }
1106 } else {
1107 /* ETH_FRAME_LEN + 4(CRC) + 2(COE) + 4(Vlan) */
1108 if (unlikely(size > (ETH_FRAME_LEN + 12))) {
1109 netif_dbg(dev, rx_err, dev->net,
1110 "size err header=0x%08x\n", header);
1111 return 0;
1112 }
1113
1114 /* last frame in this batch */
1115 if (skb->len == size) {
1116 if (dev->net->features & NETIF_F_RXCSUM)
1117 smsc95xx_rx_csum_offload(skb);
1118 skb_trim(skb, skb->len - 4); /* remove fcs */
1119 skb->truesize = size + sizeof(struct sk_buff);
1120
1121 return 1;
1122 }
1123
1124 ax_skb = skb_clone(skb, GFP_ATOMIC);
1125 if (unlikely(!ax_skb)) {
1126 netdev_warn(dev->net, "Error allocating skb\n");
1127 return 0;
1128 }
1129
1130 ax_skb->len = size;
1131 ax_skb->data = packet;
1132 skb_set_tail_pointer(ax_skb, size);
1133
1134 if (dev->net->features & NETIF_F_RXCSUM)
1135 smsc95xx_rx_csum_offload(ax_skb);
1136 skb_trim(ax_skb, ax_skb->len - 4); /* remove fcs */
1137 ax_skb->truesize = size + sizeof(struct sk_buff);
1138
1139 usbnet_skb_return(dev, ax_skb);
1140 }
1141
1142 skb_pull(skb, size);
1143
1144 /* padding bytes before the next frame starts */
1145 if (skb->len)
1146 skb_pull(skb, align_count);
1147 }
1148
1149 if (unlikely(skb->len < 0)) {
1150 netdev_warn(dev->net, "invalid rx length<0 %d\n", skb->len);
1151 return 0;
1152 }
1153
1154 return 1;
1155 }
1156
1157 static u32 smsc95xx_calc_csum_preamble(struct sk_buff *skb)
1158 {
1159 u16 low_16 = (u16)skb_checksum_start_offset(skb);
1160 u16 high_16 = low_16 + skb->csum_offset;
1161 return (high_16 << 16) | low_16;
1162 }
1163
1164 static struct sk_buff *smsc95xx_tx_fixup(struct usbnet *dev,
1165 struct sk_buff *skb, gfp_t flags)
1166 {
1167 bool csum = skb->ip_summed == CHECKSUM_PARTIAL;
1168 int overhead = csum ? SMSC95XX_TX_OVERHEAD_CSUM : SMSC95XX_TX_OVERHEAD;
1169 u32 tx_cmd_a, tx_cmd_b;
1170
1171 /* We do not advertise SG, so skbs should be already linearized */
1172 BUG_ON(skb_shinfo(skb)->nr_frags);
1173
1174 if (skb_headroom(skb) < overhead) {
1175 struct sk_buff *skb2 = skb_copy_expand(skb,
1176 overhead, 0, flags);
1177 dev_kfree_skb_any(skb);
1178 skb = skb2;
1179 if (!skb)
1180 return NULL;
1181 }
1182
1183 if (csum) {
1184 if (skb->len <= 45) {
1185 /* workaround - hardware tx checksum does not work
1186 * properly with extremely small packets */
1187 long csstart = skb_checksum_start_offset(skb);
1188 __wsum calc = csum_partial(skb->data + csstart,
1189 skb->len - csstart, 0);
1190 *((__sum16 *)(skb->data + csstart
1191 + skb->csum_offset)) = csum_fold(calc);
1192
1193 csum = false;
1194 } else {
1195 u32 csum_preamble = smsc95xx_calc_csum_preamble(skb);
1196 skb_push(skb, 4);
1197 memcpy(skb->data, &csum_preamble, 4);
1198 }
1199 }
1200
1201 skb_push(skb, 4);
1202 tx_cmd_b = (u32)(skb->len - 4);
1203 if (csum)
1204 tx_cmd_b |= TX_CMD_B_CSUM_ENABLE;
1205 cpu_to_le32s(&tx_cmd_b);
1206 memcpy(skb->data, &tx_cmd_b, 4);
1207
1208 skb_push(skb, 4);
1209 tx_cmd_a = (u32)(skb->len - 8) | TX_CMD_A_FIRST_SEG_ |
1210 TX_CMD_A_LAST_SEG_;
1211 cpu_to_le32s(&tx_cmd_a);
1212 memcpy(skb->data, &tx_cmd_a, 4);
1213
1214 return skb;
1215 }
1216
1217 static const struct driver_info smsc95xx_info = {
1218 .description = "smsc95xx USB 2.0 Ethernet",
1219 .bind = smsc95xx_bind,
1220 .unbind = smsc95xx_unbind,
1221 .link_reset = smsc95xx_link_reset,
1222 .reset = smsc95xx_reset,
1223 .rx_fixup = smsc95xx_rx_fixup,
1224 .tx_fixup = smsc95xx_tx_fixup,
1225 .status = smsc95xx_status,
1226 .flags = FLAG_ETHER | FLAG_SEND_ZLP | FLAG_LINK_INTR,
1227 };
1228
1229 static const struct usb_device_id products[] = {
1230 {
1231 /* SMSC9500 USB Ethernet Device */
1232 USB_DEVICE(0x0424, 0x9500),
1233 .driver_info = (unsigned long) &smsc95xx_info,
1234 },
1235 {
1236 /* SMSC9505 USB Ethernet Device */
1237 USB_DEVICE(0x0424, 0x9505),
1238 .driver_info = (unsigned long) &smsc95xx_info,
1239 },
1240 {
1241 /* SMSC9500A USB Ethernet Device */
1242 USB_DEVICE(0x0424, 0x9E00),
1243 .driver_info = (unsigned long) &smsc95xx_info,
1244 },
1245 {
1246 /* SMSC9505A USB Ethernet Device */
1247 USB_DEVICE(0x0424, 0x9E01),
1248 .driver_info = (unsigned long) &smsc95xx_info,
1249 },
1250 {
1251 /* SMSC9512/9514 USB Hub & Ethernet Device */
1252 USB_DEVICE(0x0424, 0xec00),
1253 .driver_info = (unsigned long) &smsc95xx_info,
1254 },
1255 {
1256 /* SMSC9500 USB Ethernet Device (SAL10) */
1257 USB_DEVICE(0x0424, 0x9900),
1258 .driver_info = (unsigned long) &smsc95xx_info,
1259 },
1260 {
1261 /* SMSC9505 USB Ethernet Device (SAL10) */
1262 USB_DEVICE(0x0424, 0x9901),
1263 .driver_info = (unsigned long) &smsc95xx_info,
1264 },
1265 {
1266 /* SMSC9500A USB Ethernet Device (SAL10) */
1267 USB_DEVICE(0x0424, 0x9902),
1268 .driver_info = (unsigned long) &smsc95xx_info,
1269 },
1270 {
1271 /* SMSC9505A USB Ethernet Device (SAL10) */
1272 USB_DEVICE(0x0424, 0x9903),
1273 .driver_info = (unsigned long) &smsc95xx_info,
1274 },
1275 {
1276 /* SMSC9512/9514 USB Hub & Ethernet Device (SAL10) */
1277 USB_DEVICE(0x0424, 0x9904),
1278 .driver_info = (unsigned long) &smsc95xx_info,
1279 },
1280 {
1281 /* SMSC9500A USB Ethernet Device (HAL) */
1282 USB_DEVICE(0x0424, 0x9905),
1283 .driver_info = (unsigned long) &smsc95xx_info,
1284 },
1285 {
1286 /* SMSC9505A USB Ethernet Device (HAL) */
1287 USB_DEVICE(0x0424, 0x9906),
1288 .driver_info = (unsigned long) &smsc95xx_info,
1289 },
1290 {
1291 /* SMSC9500 USB Ethernet Device (Alternate ID) */
1292 USB_DEVICE(0x0424, 0x9907),
1293 .driver_info = (unsigned long) &smsc95xx_info,
1294 },
1295 {
1296 /* SMSC9500A USB Ethernet Device (Alternate ID) */
1297 USB_DEVICE(0x0424, 0x9908),
1298 .driver_info = (unsigned long) &smsc95xx_info,
1299 },
1300 {
1301 /* SMSC9512/9514 USB Hub & Ethernet Device (Alternate ID) */
1302 USB_DEVICE(0x0424, 0x9909),
1303 .driver_info = (unsigned long) &smsc95xx_info,
1304 },
1305 {
1306 /* SMSC LAN9530 USB Ethernet Device */
1307 USB_DEVICE(0x0424, 0x9530),
1308 .driver_info = (unsigned long) &smsc95xx_info,
1309 },
1310 {
1311 /* SMSC LAN9730 USB Ethernet Device */
1312 USB_DEVICE(0x0424, 0x9730),
1313 .driver_info = (unsigned long) &smsc95xx_info,
1314 },
1315 {
1316 /* SMSC LAN89530 USB Ethernet Device */
1317 USB_DEVICE(0x0424, 0x9E08),
1318 .driver_info = (unsigned long) &smsc95xx_info,
1319 },
1320 { }, /* END */
1321 };
1322 MODULE_DEVICE_TABLE(usb, products);
1323
1324 static struct usb_driver smsc95xx_driver = {
1325 .name = "smsc95xx",
1326 .id_table = products,
1327 .probe = usbnet_probe,
1328 .suspend = usbnet_suspend,
1329 .resume = usbnet_resume,
1330 .disconnect = usbnet_disconnect,
1331 .disable_hub_initiated_lpm = 1,
1332 };
1333
1334 module_usb_driver(smsc95xx_driver);
1335
1336 MODULE_AUTHOR("Nancy Lin");
1337 MODULE_AUTHOR("Steve Glendinning <steve.glendinning@smsc.com>");
1338 MODULE_DESCRIPTION("SMSC95XX USB 2.0 Ethernet Devices");
1339 MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.186983 seconds and 5 git commands to generate.