projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ath10k: split fw pdev stats parsing
[deliverable/linux.git] / drivers / net / wireless / ath / ath10k / wmi.c
1 /*
2 * Copyright (c) 2005-2011 Atheros Communications Inc.
3 * Copyright (c) 2011-2013 Qualcomm Atheros, Inc.
4 *
5 * Permission to use, copy, modify, and/or distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
16 */
17
18 #include <linux/skbuff.h>
19 #include <linux/ctype.h>
20
21 #include "core.h"
22 #include "htc.h"
23 #include "debug.h"
24 #include "wmi.h"
25 #include "wmi-tlv.h"
26 #include "mac.h"
27 #include "testmode.h"
28 #include "wmi-ops.h"
29
30 /* MAIN WMI cmd track */
31 static struct wmi_cmd_map wmi_cmd_map = {
32 .init_cmdid = WMI_INIT_CMDID,
33 .start_scan_cmdid = WMI_START_SCAN_CMDID,
34 .stop_scan_cmdid = WMI_STOP_SCAN_CMDID,
35 .scan_chan_list_cmdid = WMI_SCAN_CHAN_LIST_CMDID,
36 .scan_sch_prio_tbl_cmdid = WMI_SCAN_SCH_PRIO_TBL_CMDID,
37 .pdev_set_regdomain_cmdid = WMI_PDEV_SET_REGDOMAIN_CMDID,
38 .pdev_set_channel_cmdid = WMI_PDEV_SET_CHANNEL_CMDID,
39 .pdev_set_param_cmdid = WMI_PDEV_SET_PARAM_CMDID,
40 .pdev_pktlog_enable_cmdid = WMI_PDEV_PKTLOG_ENABLE_CMDID,
41 .pdev_pktlog_disable_cmdid = WMI_PDEV_PKTLOG_DISABLE_CMDID,
42 .pdev_set_wmm_params_cmdid = WMI_PDEV_SET_WMM_PARAMS_CMDID,
43 .pdev_set_ht_cap_ie_cmdid = WMI_PDEV_SET_HT_CAP_IE_CMDID,
44 .pdev_set_vht_cap_ie_cmdid = WMI_PDEV_SET_VHT_CAP_IE_CMDID,
45 .pdev_set_dscp_tid_map_cmdid = WMI_PDEV_SET_DSCP_TID_MAP_CMDID,
46 .pdev_set_quiet_mode_cmdid = WMI_PDEV_SET_QUIET_MODE_CMDID,
47 .pdev_green_ap_ps_enable_cmdid = WMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,
48 .pdev_get_tpc_config_cmdid = WMI_PDEV_GET_TPC_CONFIG_CMDID,
49 .pdev_set_base_macaddr_cmdid = WMI_PDEV_SET_BASE_MACADDR_CMDID,
50 .vdev_create_cmdid = WMI_VDEV_CREATE_CMDID,
51 .vdev_delete_cmdid = WMI_VDEV_DELETE_CMDID,
52 .vdev_start_request_cmdid = WMI_VDEV_START_REQUEST_CMDID,
53 .vdev_restart_request_cmdid = WMI_VDEV_RESTART_REQUEST_CMDID,
54 .vdev_up_cmdid = WMI_VDEV_UP_CMDID,
55 .vdev_stop_cmdid = WMI_VDEV_STOP_CMDID,
56 .vdev_down_cmdid = WMI_VDEV_DOWN_CMDID,
57 .vdev_set_param_cmdid = WMI_VDEV_SET_PARAM_CMDID,
58 .vdev_install_key_cmdid = WMI_VDEV_INSTALL_KEY_CMDID,
59 .peer_create_cmdid = WMI_PEER_CREATE_CMDID,
60 .peer_delete_cmdid = WMI_PEER_DELETE_CMDID,
61 .peer_flush_tids_cmdid = WMI_PEER_FLUSH_TIDS_CMDID,
62 .peer_set_param_cmdid = WMI_PEER_SET_PARAM_CMDID,
63 .peer_assoc_cmdid = WMI_PEER_ASSOC_CMDID,
64 .peer_add_wds_entry_cmdid = WMI_PEER_ADD_WDS_ENTRY_CMDID,
65 .peer_remove_wds_entry_cmdid = WMI_PEER_REMOVE_WDS_ENTRY_CMDID,
66 .peer_mcast_group_cmdid = WMI_PEER_MCAST_GROUP_CMDID,
67 .bcn_tx_cmdid = WMI_BCN_TX_CMDID,
68 .pdev_send_bcn_cmdid = WMI_PDEV_SEND_BCN_CMDID,
69 .bcn_tmpl_cmdid = WMI_BCN_TMPL_CMDID,
70 .bcn_filter_rx_cmdid = WMI_BCN_FILTER_RX_CMDID,
71 .prb_req_filter_rx_cmdid = WMI_PRB_REQ_FILTER_RX_CMDID,
72 .mgmt_tx_cmdid = WMI_MGMT_TX_CMDID,
73 .prb_tmpl_cmdid = WMI_PRB_TMPL_CMDID,
74 .addba_clear_resp_cmdid = WMI_ADDBA_CLEAR_RESP_CMDID,
75 .addba_send_cmdid = WMI_ADDBA_SEND_CMDID,
76 .addba_status_cmdid = WMI_ADDBA_STATUS_CMDID,
77 .delba_send_cmdid = WMI_DELBA_SEND_CMDID,
78 .addba_set_resp_cmdid = WMI_ADDBA_SET_RESP_CMDID,
79 .send_singleamsdu_cmdid = WMI_SEND_SINGLEAMSDU_CMDID,
80 .sta_powersave_mode_cmdid = WMI_STA_POWERSAVE_MODE_CMDID,
81 .sta_powersave_param_cmdid = WMI_STA_POWERSAVE_PARAM_CMDID,
82 .sta_mimo_ps_mode_cmdid = WMI_STA_MIMO_PS_MODE_CMDID,
83 .pdev_dfs_enable_cmdid = WMI_PDEV_DFS_ENABLE_CMDID,
84 .pdev_dfs_disable_cmdid = WMI_PDEV_DFS_DISABLE_CMDID,
85 .roam_scan_mode = WMI_ROAM_SCAN_MODE,
86 .roam_scan_rssi_threshold = WMI_ROAM_SCAN_RSSI_THRESHOLD,
87 .roam_scan_period = WMI_ROAM_SCAN_PERIOD,
88 .roam_scan_rssi_change_threshold = WMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
89 .roam_ap_profile = WMI_ROAM_AP_PROFILE,
90 .ofl_scan_add_ap_profile = WMI_ROAM_AP_PROFILE,
91 .ofl_scan_remove_ap_profile = WMI_OFL_SCAN_REMOVE_AP_PROFILE,
92 .ofl_scan_period = WMI_OFL_SCAN_PERIOD,
93 .p2p_dev_set_device_info = WMI_P2P_DEV_SET_DEVICE_INFO,
94 .p2p_dev_set_discoverability = WMI_P2P_DEV_SET_DISCOVERABILITY,
95 .p2p_go_set_beacon_ie = WMI_P2P_GO_SET_BEACON_IE,
96 .p2p_go_set_probe_resp_ie = WMI_P2P_GO_SET_PROBE_RESP_IE,
97 .p2p_set_vendor_ie_data_cmdid = WMI_P2P_SET_VENDOR_IE_DATA_CMDID,
98 .ap_ps_peer_param_cmdid = WMI_AP_PS_PEER_PARAM_CMDID,
99 .ap_ps_peer_uapsd_coex_cmdid = WMI_AP_PS_PEER_UAPSD_COEX_CMDID,
100 .peer_rate_retry_sched_cmdid = WMI_PEER_RATE_RETRY_SCHED_CMDID,
101 .wlan_profile_trigger_cmdid = WMI_WLAN_PROFILE_TRIGGER_CMDID,
102 .wlan_profile_set_hist_intvl_cmdid =
103 WMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
104 .wlan_profile_get_profile_data_cmdid =
105 WMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
106 .wlan_profile_enable_profile_id_cmdid =
107 WMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
108 .wlan_profile_list_profile_id_cmdid =
109 WMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
110 .pdev_suspend_cmdid = WMI_PDEV_SUSPEND_CMDID,
111 .pdev_resume_cmdid = WMI_PDEV_RESUME_CMDID,
112 .add_bcn_filter_cmdid = WMI_ADD_BCN_FILTER_CMDID,
113 .rmv_bcn_filter_cmdid = WMI_RMV_BCN_FILTER_CMDID,
114 .wow_add_wake_pattern_cmdid = WMI_WOW_ADD_WAKE_PATTERN_CMDID,
115 .wow_del_wake_pattern_cmdid = WMI_WOW_DEL_WAKE_PATTERN_CMDID,
116 .wow_enable_disable_wake_event_cmdid =
117 WMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
118 .wow_enable_cmdid = WMI_WOW_ENABLE_CMDID,
119 .wow_hostwakeup_from_sleep_cmdid = WMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
120 .rtt_measreq_cmdid = WMI_RTT_MEASREQ_CMDID,
121 .rtt_tsf_cmdid = WMI_RTT_TSF_CMDID,
122 .vdev_spectral_scan_configure_cmdid =
123 WMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
124 .vdev_spectral_scan_enable_cmdid = WMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
125 .request_stats_cmdid = WMI_REQUEST_STATS_CMDID,
126 .set_arp_ns_offload_cmdid = WMI_SET_ARP_NS_OFFLOAD_CMDID,
127 .network_list_offload_config_cmdid =
128 WMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID,
129 .gtk_offload_cmdid = WMI_GTK_OFFLOAD_CMDID,
130 .csa_offload_enable_cmdid = WMI_CSA_OFFLOAD_ENABLE_CMDID,
131 .csa_offload_chanswitch_cmdid = WMI_CSA_OFFLOAD_CHANSWITCH_CMDID,
132 .chatter_set_mode_cmdid = WMI_CHATTER_SET_MODE_CMDID,
133 .peer_tid_addba_cmdid = WMI_PEER_TID_ADDBA_CMDID,
134 .peer_tid_delba_cmdid = WMI_PEER_TID_DELBA_CMDID,
135 .sta_dtim_ps_method_cmdid = WMI_STA_DTIM_PS_METHOD_CMDID,
136 .sta_uapsd_auto_trig_cmdid = WMI_STA_UAPSD_AUTO_TRIG_CMDID,
137 .sta_keepalive_cmd = WMI_STA_KEEPALIVE_CMD,
138 .echo_cmdid = WMI_ECHO_CMDID,
139 .pdev_utf_cmdid = WMI_PDEV_UTF_CMDID,
140 .dbglog_cfg_cmdid = WMI_DBGLOG_CFG_CMDID,
141 .pdev_qvit_cmdid = WMI_PDEV_QVIT_CMDID,
142 .pdev_ftm_intg_cmdid = WMI_PDEV_FTM_INTG_CMDID,
143 .vdev_set_keepalive_cmdid = WMI_VDEV_SET_KEEPALIVE_CMDID,
144 .vdev_get_keepalive_cmdid = WMI_VDEV_GET_KEEPALIVE_CMDID,
145 .force_fw_hang_cmdid = WMI_FORCE_FW_HANG_CMDID,
146 .gpio_config_cmdid = WMI_GPIO_CONFIG_CMDID,
147 .gpio_output_cmdid = WMI_GPIO_OUTPUT_CMDID,
148 .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
149 };
150
151 /* 10.X WMI cmd track */
152 static struct wmi_cmd_map wmi_10x_cmd_map = {
153 .init_cmdid = WMI_10X_INIT_CMDID,
154 .start_scan_cmdid = WMI_10X_START_SCAN_CMDID,
155 .stop_scan_cmdid = WMI_10X_STOP_SCAN_CMDID,
156 .scan_chan_list_cmdid = WMI_10X_SCAN_CHAN_LIST_CMDID,
157 .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
158 .pdev_set_regdomain_cmdid = WMI_10X_PDEV_SET_REGDOMAIN_CMDID,
159 .pdev_set_channel_cmdid = WMI_10X_PDEV_SET_CHANNEL_CMDID,
160 .pdev_set_param_cmdid = WMI_10X_PDEV_SET_PARAM_CMDID,
161 .pdev_pktlog_enable_cmdid = WMI_10X_PDEV_PKTLOG_ENABLE_CMDID,
162 .pdev_pktlog_disable_cmdid = WMI_10X_PDEV_PKTLOG_DISABLE_CMDID,
163 .pdev_set_wmm_params_cmdid = WMI_10X_PDEV_SET_WMM_PARAMS_CMDID,
164 .pdev_set_ht_cap_ie_cmdid = WMI_10X_PDEV_SET_HT_CAP_IE_CMDID,
165 .pdev_set_vht_cap_ie_cmdid = WMI_10X_PDEV_SET_VHT_CAP_IE_CMDID,
166 .pdev_set_dscp_tid_map_cmdid = WMI_10X_PDEV_SET_DSCP_TID_MAP_CMDID,
167 .pdev_set_quiet_mode_cmdid = WMI_10X_PDEV_SET_QUIET_MODE_CMDID,
168 .pdev_green_ap_ps_enable_cmdid = WMI_10X_PDEV_GREEN_AP_PS_ENABLE_CMDID,
169 .pdev_get_tpc_config_cmdid = WMI_10X_PDEV_GET_TPC_CONFIG_CMDID,
170 .pdev_set_base_macaddr_cmdid = WMI_10X_PDEV_SET_BASE_MACADDR_CMDID,
171 .vdev_create_cmdid = WMI_10X_VDEV_CREATE_CMDID,
172 .vdev_delete_cmdid = WMI_10X_VDEV_DELETE_CMDID,
173 .vdev_start_request_cmdid = WMI_10X_VDEV_START_REQUEST_CMDID,
174 .vdev_restart_request_cmdid = WMI_10X_VDEV_RESTART_REQUEST_CMDID,
175 .vdev_up_cmdid = WMI_10X_VDEV_UP_CMDID,
176 .vdev_stop_cmdid = WMI_10X_VDEV_STOP_CMDID,
177 .vdev_down_cmdid = WMI_10X_VDEV_DOWN_CMDID,
178 .vdev_set_param_cmdid = WMI_10X_VDEV_SET_PARAM_CMDID,
179 .vdev_install_key_cmdid = WMI_10X_VDEV_INSTALL_KEY_CMDID,
180 .peer_create_cmdid = WMI_10X_PEER_CREATE_CMDID,
181 .peer_delete_cmdid = WMI_10X_PEER_DELETE_CMDID,
182 .peer_flush_tids_cmdid = WMI_10X_PEER_FLUSH_TIDS_CMDID,
183 .peer_set_param_cmdid = WMI_10X_PEER_SET_PARAM_CMDID,
184 .peer_assoc_cmdid = WMI_10X_PEER_ASSOC_CMDID,
185 .peer_add_wds_entry_cmdid = WMI_10X_PEER_ADD_WDS_ENTRY_CMDID,
186 .peer_remove_wds_entry_cmdid = WMI_10X_PEER_REMOVE_WDS_ENTRY_CMDID,
187 .peer_mcast_group_cmdid = WMI_10X_PEER_MCAST_GROUP_CMDID,
188 .bcn_tx_cmdid = WMI_10X_BCN_TX_CMDID,
189 .pdev_send_bcn_cmdid = WMI_10X_PDEV_SEND_BCN_CMDID,
190 .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
191 .bcn_filter_rx_cmdid = WMI_10X_BCN_FILTER_RX_CMDID,
192 .prb_req_filter_rx_cmdid = WMI_10X_PRB_REQ_FILTER_RX_CMDID,
193 .mgmt_tx_cmdid = WMI_10X_MGMT_TX_CMDID,
194 .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
195 .addba_clear_resp_cmdid = WMI_10X_ADDBA_CLEAR_RESP_CMDID,
196 .addba_send_cmdid = WMI_10X_ADDBA_SEND_CMDID,
197 .addba_status_cmdid = WMI_10X_ADDBA_STATUS_CMDID,
198 .delba_send_cmdid = WMI_10X_DELBA_SEND_CMDID,
199 .addba_set_resp_cmdid = WMI_10X_ADDBA_SET_RESP_CMDID,
200 .send_singleamsdu_cmdid = WMI_10X_SEND_SINGLEAMSDU_CMDID,
201 .sta_powersave_mode_cmdid = WMI_10X_STA_POWERSAVE_MODE_CMDID,
202 .sta_powersave_param_cmdid = WMI_10X_STA_POWERSAVE_PARAM_CMDID,
203 .sta_mimo_ps_mode_cmdid = WMI_10X_STA_MIMO_PS_MODE_CMDID,
204 .pdev_dfs_enable_cmdid = WMI_10X_PDEV_DFS_ENABLE_CMDID,
205 .pdev_dfs_disable_cmdid = WMI_10X_PDEV_DFS_DISABLE_CMDID,
206 .roam_scan_mode = WMI_10X_ROAM_SCAN_MODE,
207 .roam_scan_rssi_threshold = WMI_10X_ROAM_SCAN_RSSI_THRESHOLD,
208 .roam_scan_period = WMI_10X_ROAM_SCAN_PERIOD,
209 .roam_scan_rssi_change_threshold =
210 WMI_10X_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
211 .roam_ap_profile = WMI_10X_ROAM_AP_PROFILE,
212 .ofl_scan_add_ap_profile = WMI_10X_OFL_SCAN_ADD_AP_PROFILE,
213 .ofl_scan_remove_ap_profile = WMI_10X_OFL_SCAN_REMOVE_AP_PROFILE,
214 .ofl_scan_period = WMI_10X_OFL_SCAN_PERIOD,
215 .p2p_dev_set_device_info = WMI_10X_P2P_DEV_SET_DEVICE_INFO,
216 .p2p_dev_set_discoverability = WMI_10X_P2P_DEV_SET_DISCOVERABILITY,
217 .p2p_go_set_beacon_ie = WMI_10X_P2P_GO_SET_BEACON_IE,
218 .p2p_go_set_probe_resp_ie = WMI_10X_P2P_GO_SET_PROBE_RESP_IE,
219 .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
220 .ap_ps_peer_param_cmdid = WMI_10X_AP_PS_PEER_PARAM_CMDID,
221 .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
222 .peer_rate_retry_sched_cmdid = WMI_10X_PEER_RATE_RETRY_SCHED_CMDID,
223 .wlan_profile_trigger_cmdid = WMI_10X_WLAN_PROFILE_TRIGGER_CMDID,
224 .wlan_profile_set_hist_intvl_cmdid =
225 WMI_10X_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
226 .wlan_profile_get_profile_data_cmdid =
227 WMI_10X_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
228 .wlan_profile_enable_profile_id_cmdid =
229 WMI_10X_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
230 .wlan_profile_list_profile_id_cmdid =
231 WMI_10X_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
232 .pdev_suspend_cmdid = WMI_10X_PDEV_SUSPEND_CMDID,
233 .pdev_resume_cmdid = WMI_10X_PDEV_RESUME_CMDID,
234 .add_bcn_filter_cmdid = WMI_10X_ADD_BCN_FILTER_CMDID,
235 .rmv_bcn_filter_cmdid = WMI_10X_RMV_BCN_FILTER_CMDID,
236 .wow_add_wake_pattern_cmdid = WMI_10X_WOW_ADD_WAKE_PATTERN_CMDID,
237 .wow_del_wake_pattern_cmdid = WMI_10X_WOW_DEL_WAKE_PATTERN_CMDID,
238 .wow_enable_disable_wake_event_cmdid =
239 WMI_10X_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
240 .wow_enable_cmdid = WMI_10X_WOW_ENABLE_CMDID,
241 .wow_hostwakeup_from_sleep_cmdid =
242 WMI_10X_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
243 .rtt_measreq_cmdid = WMI_10X_RTT_MEASREQ_CMDID,
244 .rtt_tsf_cmdid = WMI_10X_RTT_TSF_CMDID,
245 .vdev_spectral_scan_configure_cmdid =
246 WMI_10X_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
247 .vdev_spectral_scan_enable_cmdid =
248 WMI_10X_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
249 .request_stats_cmdid = WMI_10X_REQUEST_STATS_CMDID,
250 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
251 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
252 .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
253 .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
254 .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
255 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
256 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
257 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
258 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
259 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
260 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
261 .echo_cmdid = WMI_10X_ECHO_CMDID,
262 .pdev_utf_cmdid = WMI_10X_PDEV_UTF_CMDID,
263 .dbglog_cfg_cmdid = WMI_10X_DBGLOG_CFG_CMDID,
264 .pdev_qvit_cmdid = WMI_10X_PDEV_QVIT_CMDID,
265 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
266 .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
267 .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
268 .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
269 .gpio_config_cmdid = WMI_10X_GPIO_CONFIG_CMDID,
270 .gpio_output_cmdid = WMI_10X_GPIO_OUTPUT_CMDID,
271 .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
272 };
273
274 /* 10.2.4 WMI cmd track */
275 static struct wmi_cmd_map wmi_10_2_4_cmd_map = {
276 .init_cmdid = WMI_10_2_INIT_CMDID,
277 .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
278 .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
279 .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
280 .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
281 .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
282 .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
283 .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
284 .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
285 .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
286 .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
287 .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
288 .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
289 .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
290 .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
291 .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
292 .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
293 .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
294 .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
295 .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
296 .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
297 .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
298 .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
299 .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
300 .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
301 .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
302 .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
303 .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
304 .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
305 .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
306 .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
307 .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
308 .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
309 .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
310 .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
311 .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
312 .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
313 .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
314 .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
315 .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
316 .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
317 .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
318 .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
319 .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
320 .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
321 .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
322 .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
323 .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
324 .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
325 .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
326 .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
327 .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
328 .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
329 .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
330 .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
331 .roam_scan_rssi_change_threshold =
332 WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
333 .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
334 .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
335 .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
336 .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
337 .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
338 .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
339 .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
340 .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
341 .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
342 .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
343 .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
344 .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
345 .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
346 .wlan_profile_set_hist_intvl_cmdid =
347 WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
348 .wlan_profile_get_profile_data_cmdid =
349 WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
350 .wlan_profile_enable_profile_id_cmdid =
351 WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
352 .wlan_profile_list_profile_id_cmdid =
353 WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
354 .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
355 .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
356 .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
357 .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
358 .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
359 .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
360 .wow_enable_disable_wake_event_cmdid =
361 WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
362 .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
363 .wow_hostwakeup_from_sleep_cmdid =
364 WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
365 .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
366 .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
367 .vdev_spectral_scan_configure_cmdid =
368 WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
369 .vdev_spectral_scan_enable_cmdid =
370 WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
371 .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
372 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
373 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
374 .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
375 .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
376 .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
377 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
378 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
379 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
380 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
381 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
382 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
383 .echo_cmdid = WMI_10_2_ECHO_CMDID,
384 .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
385 .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
386 .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
387 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
388 .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
389 .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
390 .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
391 .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
392 .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
393 .pdev_get_temperature_cmdid = WMI_10_2_PDEV_GET_TEMPERATURE_CMDID,
394 };
395
396 /* MAIN WMI VDEV param map */
397 static struct wmi_vdev_param_map wmi_vdev_param_map = {
398 .rts_threshold = WMI_VDEV_PARAM_RTS_THRESHOLD,
399 .fragmentation_threshold = WMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
400 .beacon_interval = WMI_VDEV_PARAM_BEACON_INTERVAL,
401 .listen_interval = WMI_VDEV_PARAM_LISTEN_INTERVAL,
402 .multicast_rate = WMI_VDEV_PARAM_MULTICAST_RATE,
403 .mgmt_tx_rate = WMI_VDEV_PARAM_MGMT_TX_RATE,
404 .slot_time = WMI_VDEV_PARAM_SLOT_TIME,
405 .preamble = WMI_VDEV_PARAM_PREAMBLE,
406 .swba_time = WMI_VDEV_PARAM_SWBA_TIME,
407 .wmi_vdev_stats_update_period = WMI_VDEV_STATS_UPDATE_PERIOD,
408 .wmi_vdev_pwrsave_ageout_time = WMI_VDEV_PWRSAVE_AGEOUT_TIME,
409 .wmi_vdev_host_swba_interval = WMI_VDEV_HOST_SWBA_INTERVAL,
410 .dtim_period = WMI_VDEV_PARAM_DTIM_PERIOD,
411 .wmi_vdev_oc_scheduler_air_time_limit =
412 WMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
413 .wds = WMI_VDEV_PARAM_WDS,
414 .atim_window = WMI_VDEV_PARAM_ATIM_WINDOW,
415 .bmiss_count_max = WMI_VDEV_PARAM_BMISS_COUNT_MAX,
416 .bmiss_first_bcnt = WMI_VDEV_PARAM_BMISS_FIRST_BCNT,
417 .bmiss_final_bcnt = WMI_VDEV_PARAM_BMISS_FINAL_BCNT,
418 .feature_wmm = WMI_VDEV_PARAM_FEATURE_WMM,
419 .chwidth = WMI_VDEV_PARAM_CHWIDTH,
420 .chextoffset = WMI_VDEV_PARAM_CHEXTOFFSET,
421 .disable_htprotection = WMI_VDEV_PARAM_DISABLE_HTPROTECTION,
422 .sta_quickkickout = WMI_VDEV_PARAM_STA_QUICKKICKOUT,
423 .mgmt_rate = WMI_VDEV_PARAM_MGMT_RATE,
424 .protection_mode = WMI_VDEV_PARAM_PROTECTION_MODE,
425 .fixed_rate = WMI_VDEV_PARAM_FIXED_RATE,
426 .sgi = WMI_VDEV_PARAM_SGI,
427 .ldpc = WMI_VDEV_PARAM_LDPC,
428 .tx_stbc = WMI_VDEV_PARAM_TX_STBC,
429 .rx_stbc = WMI_VDEV_PARAM_RX_STBC,
430 .intra_bss_fwd = WMI_VDEV_PARAM_INTRA_BSS_FWD,
431 .def_keyid = WMI_VDEV_PARAM_DEF_KEYID,
432 .nss = WMI_VDEV_PARAM_NSS,
433 .bcast_data_rate = WMI_VDEV_PARAM_BCAST_DATA_RATE,
434 .mcast_data_rate = WMI_VDEV_PARAM_MCAST_DATA_RATE,
435 .mcast_indicate = WMI_VDEV_PARAM_MCAST_INDICATE,
436 .dhcp_indicate = WMI_VDEV_PARAM_DHCP_INDICATE,
437 .unknown_dest_indicate = WMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
438 .ap_keepalive_min_idle_inactive_time_secs =
439 WMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
440 .ap_keepalive_max_idle_inactive_time_secs =
441 WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
442 .ap_keepalive_max_unresponsive_time_secs =
443 WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
444 .ap_enable_nawds = WMI_VDEV_PARAM_AP_ENABLE_NAWDS,
445 .mcast2ucast_set = WMI_VDEV_PARAM_UNSUPPORTED,
446 .enable_rtscts = WMI_VDEV_PARAM_ENABLE_RTSCTS,
447 .txbf = WMI_VDEV_PARAM_TXBF,
448 .packet_powersave = WMI_VDEV_PARAM_PACKET_POWERSAVE,
449 .drop_unencry = WMI_VDEV_PARAM_DROP_UNENCRY,
450 .tx_encap_type = WMI_VDEV_PARAM_TX_ENCAP_TYPE,
451 .ap_detect_out_of_sync_sleeping_sta_time_secs =
452 WMI_VDEV_PARAM_UNSUPPORTED,
453 };
454
455 /* 10.X WMI VDEV param map */
456 static struct wmi_vdev_param_map wmi_10x_vdev_param_map = {
457 .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
458 .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
459 .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
460 .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
461 .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
462 .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
463 .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
464 .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
465 .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
466 .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
467 .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
468 .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
469 .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
470 .wmi_vdev_oc_scheduler_air_time_limit =
471 WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
472 .wds = WMI_10X_VDEV_PARAM_WDS,
473 .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
474 .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
475 .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
476 .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
477 .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
478 .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
479 .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
480 .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
481 .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
482 .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
483 .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
484 .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
485 .sgi = WMI_10X_VDEV_PARAM_SGI,
486 .ldpc = WMI_10X_VDEV_PARAM_LDPC,
487 .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
488 .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
489 .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
490 .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
491 .nss = WMI_10X_VDEV_PARAM_NSS,
492 .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
493 .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
494 .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
495 .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
496 .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
497 .ap_keepalive_min_idle_inactive_time_secs =
498 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
499 .ap_keepalive_max_idle_inactive_time_secs =
500 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
501 .ap_keepalive_max_unresponsive_time_secs =
502 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
503 .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
504 .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
505 .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
506 .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
507 .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
508 .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
509 .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
510 .ap_detect_out_of_sync_sleeping_sta_time_secs =
511 WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
512 };
513
514 static struct wmi_vdev_param_map wmi_10_2_4_vdev_param_map = {
515 .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
516 .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
517 .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
518 .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
519 .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
520 .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
521 .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
522 .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
523 .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
524 .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
525 .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
526 .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
527 .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
528 .wmi_vdev_oc_scheduler_air_time_limit =
529 WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
530 .wds = WMI_10X_VDEV_PARAM_WDS,
531 .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
532 .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
533 .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
534 .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
535 .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
536 .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
537 .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
538 .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
539 .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
540 .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
541 .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
542 .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
543 .sgi = WMI_10X_VDEV_PARAM_SGI,
544 .ldpc = WMI_10X_VDEV_PARAM_LDPC,
545 .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
546 .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
547 .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
548 .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
549 .nss = WMI_10X_VDEV_PARAM_NSS,
550 .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
551 .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
552 .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
553 .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
554 .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
555 .ap_keepalive_min_idle_inactive_time_secs =
556 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
557 .ap_keepalive_max_idle_inactive_time_secs =
558 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
559 .ap_keepalive_max_unresponsive_time_secs =
560 WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
561 .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
562 .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
563 .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
564 .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
565 .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
566 .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
567 .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
568 .ap_detect_out_of_sync_sleeping_sta_time_secs =
569 WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
570 };
571
572 static struct wmi_pdev_param_map wmi_pdev_param_map = {
573 .tx_chain_mask = WMI_PDEV_PARAM_TX_CHAIN_MASK,
574 .rx_chain_mask = WMI_PDEV_PARAM_RX_CHAIN_MASK,
575 .txpower_limit2g = WMI_PDEV_PARAM_TXPOWER_LIMIT2G,
576 .txpower_limit5g = WMI_PDEV_PARAM_TXPOWER_LIMIT5G,
577 .txpower_scale = WMI_PDEV_PARAM_TXPOWER_SCALE,
578 .beacon_gen_mode = WMI_PDEV_PARAM_BEACON_GEN_MODE,
579 .beacon_tx_mode = WMI_PDEV_PARAM_BEACON_TX_MODE,
580 .resmgr_offchan_mode = WMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
581 .protection_mode = WMI_PDEV_PARAM_PROTECTION_MODE,
582 .dynamic_bw = WMI_PDEV_PARAM_DYNAMIC_BW,
583 .non_agg_sw_retry_th = WMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
584 .agg_sw_retry_th = WMI_PDEV_PARAM_AGG_SW_RETRY_TH,
585 .sta_kickout_th = WMI_PDEV_PARAM_STA_KICKOUT_TH,
586 .ac_aggrsize_scaling = WMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,
587 .ltr_enable = WMI_PDEV_PARAM_LTR_ENABLE,
588 .ltr_ac_latency_be = WMI_PDEV_PARAM_LTR_AC_LATENCY_BE,
589 .ltr_ac_latency_bk = WMI_PDEV_PARAM_LTR_AC_LATENCY_BK,
590 .ltr_ac_latency_vi = WMI_PDEV_PARAM_LTR_AC_LATENCY_VI,
591 .ltr_ac_latency_vo = WMI_PDEV_PARAM_LTR_AC_LATENCY_VO,
592 .ltr_ac_latency_timeout = WMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
593 .ltr_sleep_override = WMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
594 .ltr_rx_override = WMI_PDEV_PARAM_LTR_RX_OVERRIDE,
595 .ltr_tx_activity_timeout = WMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
596 .l1ss_enable = WMI_PDEV_PARAM_L1SS_ENABLE,
597 .dsleep_enable = WMI_PDEV_PARAM_DSLEEP_ENABLE,
598 .pcielp_txbuf_flush = WMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
599 .pcielp_txbuf_watermark = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
600 .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
601 .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
602 .pdev_stats_update_period = WMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
603 .vdev_stats_update_period = WMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
604 .peer_stats_update_period = WMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
605 .bcnflt_stats_update_period = WMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
606 .pmf_qos = WMI_PDEV_PARAM_PMF_QOS,
607 .arp_ac_override = WMI_PDEV_PARAM_ARP_AC_OVERRIDE,
608 .dcs = WMI_PDEV_PARAM_DCS,
609 .ani_enable = WMI_PDEV_PARAM_ANI_ENABLE,
610 .ani_poll_period = WMI_PDEV_PARAM_ANI_POLL_PERIOD,
611 .ani_listen_period = WMI_PDEV_PARAM_ANI_LISTEN_PERIOD,
612 .ani_ofdm_level = WMI_PDEV_PARAM_ANI_OFDM_LEVEL,
613 .ani_cck_level = WMI_PDEV_PARAM_ANI_CCK_LEVEL,
614 .dyntxchain = WMI_PDEV_PARAM_DYNTXCHAIN,
615 .proxy_sta = WMI_PDEV_PARAM_PROXY_STA,
616 .idle_ps_config = WMI_PDEV_PARAM_IDLE_PS_CONFIG,
617 .power_gating_sleep = WMI_PDEV_PARAM_POWER_GATING_SLEEP,
618 .fast_channel_reset = WMI_PDEV_PARAM_UNSUPPORTED,
619 .burst_dur = WMI_PDEV_PARAM_UNSUPPORTED,
620 .burst_enable = WMI_PDEV_PARAM_UNSUPPORTED,
621 .cal_period = WMI_PDEV_PARAM_UNSUPPORTED,
622 };
623
624 static struct wmi_pdev_param_map wmi_10x_pdev_param_map = {
625 .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
626 .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
627 .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
628 .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
629 .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
630 .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
631 .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
632 .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
633 .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
634 .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
635 .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
636 .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
637 .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
638 .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
639 .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
640 .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
641 .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
642 .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
643 .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
644 .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
645 .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
646 .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
647 .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
648 .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
649 .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
650 .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
651 .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
652 .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
653 .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
654 .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
655 .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
656 .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
657 .bcnflt_stats_update_period =
658 WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
659 .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
660 .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
661 .dcs = WMI_10X_PDEV_PARAM_DCS,
662 .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
663 .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
664 .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
665 .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
666 .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
667 .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
668 .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
669 .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
670 .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
671 .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
672 .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
673 .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
674 .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
675 };
676
677 static struct wmi_pdev_param_map wmi_10_2_4_pdev_param_map = {
678 .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
679 .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
680 .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
681 .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
682 .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
683 .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
684 .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
685 .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
686 .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
687 .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
688 .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
689 .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
690 .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
691 .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
692 .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
693 .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
694 .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
695 .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
696 .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
697 .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
698 .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
699 .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
700 .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
701 .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
702 .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
703 .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
704 .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
705 .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
706 .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
707 .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
708 .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
709 .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
710 .bcnflt_stats_update_period =
711 WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
712 .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
713 .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
714 .dcs = WMI_10X_PDEV_PARAM_DCS,
715 .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
716 .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
717 .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
718 .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
719 .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
720 .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
721 .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
722 .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
723 .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
724 .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
725 .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
726 .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
727 .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
728 };
729
730 /* firmware 10.2 specific mappings */
731 static struct wmi_cmd_map wmi_10_2_cmd_map = {
732 .init_cmdid = WMI_10_2_INIT_CMDID,
733 .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
734 .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
735 .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
736 .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
737 .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
738 .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
739 .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
740 .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
741 .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
742 .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
743 .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
744 .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
745 .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
746 .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
747 .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
748 .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
749 .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
750 .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
751 .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
752 .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
753 .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
754 .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
755 .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
756 .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
757 .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
758 .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
759 .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
760 .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
761 .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
762 .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
763 .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
764 .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
765 .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
766 .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
767 .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
768 .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
769 .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
770 .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
771 .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
772 .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
773 .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
774 .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
775 .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
776 .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
777 .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
778 .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
779 .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
780 .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
781 .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
782 .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
783 .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
784 .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
785 .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
786 .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
787 .roam_scan_rssi_change_threshold =
788 WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
789 .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
790 .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
791 .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
792 .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
793 .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
794 .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
795 .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
796 .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
797 .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
798 .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
799 .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
800 .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
801 .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
802 .wlan_profile_set_hist_intvl_cmdid =
803 WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
804 .wlan_profile_get_profile_data_cmdid =
805 WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
806 .wlan_profile_enable_profile_id_cmdid =
807 WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
808 .wlan_profile_list_profile_id_cmdid =
809 WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
810 .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
811 .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
812 .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
813 .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
814 .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
815 .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
816 .wow_enable_disable_wake_event_cmdid =
817 WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
818 .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
819 .wow_hostwakeup_from_sleep_cmdid =
820 WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
821 .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
822 .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
823 .vdev_spectral_scan_configure_cmdid =
824 WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
825 .vdev_spectral_scan_enable_cmdid =
826 WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
827 .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
828 .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
829 .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
830 .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
831 .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
832 .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
833 .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
834 .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
835 .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
836 .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
837 .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
838 .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
839 .echo_cmdid = WMI_10_2_ECHO_CMDID,
840 .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
841 .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
842 .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
843 .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
844 .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
845 .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
846 .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
847 .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
848 .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
849 .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
850 };
851
852 void ath10k_wmi_put_wmi_channel(struct wmi_channel *ch,
853 const struct wmi_channel_arg *arg)
854 {
855 u32 flags = 0;
856
857 memset(ch, 0, sizeof(*ch));
858
859 if (arg->passive)
860 flags |= WMI_CHAN_FLAG_PASSIVE;
861 if (arg->allow_ibss)
862 flags |= WMI_CHAN_FLAG_ADHOC_ALLOWED;
863 if (arg->allow_ht)
864 flags |= WMI_CHAN_FLAG_ALLOW_HT;
865 if (arg->allow_vht)
866 flags |= WMI_CHAN_FLAG_ALLOW_VHT;
867 if (arg->ht40plus)
868 flags |= WMI_CHAN_FLAG_HT40_PLUS;
869 if (arg->chan_radar)
870 flags |= WMI_CHAN_FLAG_DFS;
871
872 ch->mhz = __cpu_to_le32(arg->freq);
873 ch->band_center_freq1 = __cpu_to_le32(arg->band_center_freq1);
874 ch->band_center_freq2 = 0;
875 ch->min_power = arg->min_power;
876 ch->max_power = arg->max_power;
877 ch->reg_power = arg->max_reg_power;
878 ch->antenna_max = arg->max_antenna_gain;
879
880 /* mode & flags share storage */
881 ch->mode = arg->mode;
882 ch->flags |= __cpu_to_le32(flags);
883 }
884
885 int ath10k_wmi_wait_for_service_ready(struct ath10k *ar)
886 {
887 int ret;
888
889 ret = wait_for_completion_timeout(&ar->wmi.service_ready,
890 WMI_SERVICE_READY_TIMEOUT_HZ);
891 return ret;
892 }
893
894 int ath10k_wmi_wait_for_unified_ready(struct ath10k *ar)
895 {
896 int ret;
897
898 ret = wait_for_completion_timeout(&ar->wmi.unified_ready,
899 WMI_UNIFIED_READY_TIMEOUT_HZ);
900 return ret;
901 }
902
903 struct sk_buff *ath10k_wmi_alloc_skb(struct ath10k *ar, u32 len)
904 {
905 struct sk_buff *skb;
906 u32 round_len = roundup(len, 4);
907
908 skb = ath10k_htc_alloc_skb(ar, WMI_SKB_HEADROOM + round_len);
909 if (!skb)
910 return NULL;
911
912 skb_reserve(skb, WMI_SKB_HEADROOM);
913 if (!IS_ALIGNED((unsigned long)skb->data, 4))
914 ath10k_warn(ar, "Unaligned WMI skb\n");
915
916 skb_put(skb, round_len);
917 memset(skb->data, 0, round_len);
918
919 return skb;
920 }
921
922 static void ath10k_wmi_htc_tx_complete(struct ath10k *ar, struct sk_buff *skb)
923 {
924 dev_kfree_skb(skb);
925 }
926
927 int ath10k_wmi_cmd_send_nowait(struct ath10k *ar, struct sk_buff *skb,
928 u32 cmd_id)
929 {
930 struct ath10k_skb_cb *skb_cb = ATH10K_SKB_CB(skb);
931 struct wmi_cmd_hdr *cmd_hdr;
932 int ret;
933 u32 cmd = 0;
934
935 if (skb_push(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
936 return -ENOMEM;
937
938 cmd |= SM(cmd_id, WMI_CMD_HDR_CMD_ID);
939
940 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
941 cmd_hdr->cmd_id = __cpu_to_le32(cmd);
942
943 memset(skb_cb, 0, sizeof(*skb_cb));
944 ret = ath10k_htc_send(&ar->htc, ar->wmi.eid, skb);
945 trace_ath10k_wmi_cmd(ar, cmd_id, skb->data, skb->len, ret);
946
947 if (ret)
948 goto err_pull;
949
950 return 0;
951
952 err_pull:
953 skb_pull(skb, sizeof(struct wmi_cmd_hdr));
954 return ret;
955 }
956
957 static void ath10k_wmi_tx_beacon_nowait(struct ath10k_vif *arvif)
958 {
959 int ret;
960
961 lockdep_assert_held(&arvif->ar->data_lock);
962
963 if (arvif->beacon == NULL)
964 return;
965
966 if (arvif->beacon_sent)
967 return;
968
969 ret = ath10k_wmi_beacon_send_ref_nowait(arvif);
970 if (ret)
971 return;
972
973 /* We need to retain the arvif->beacon reference for DMA unmapping and
974 * freeing the skbuff later. */
975 arvif->beacon_sent = true;
976 }
977
978 static void ath10k_wmi_tx_beacons_iter(void *data, u8 *mac,
979 struct ieee80211_vif *vif)
980 {
981 struct ath10k_vif *arvif = ath10k_vif_to_arvif(vif);
982
983 ath10k_wmi_tx_beacon_nowait(arvif);
984 }
985
986 static void ath10k_wmi_tx_beacons_nowait(struct ath10k *ar)
987 {
988 spin_lock_bh(&ar->data_lock);
989 ieee80211_iterate_active_interfaces_atomic(ar->hw,
990 IEEE80211_IFACE_ITER_NORMAL,
991 ath10k_wmi_tx_beacons_iter,
992 NULL);
993 spin_unlock_bh(&ar->data_lock);
994 }
995
996 static void ath10k_wmi_op_ep_tx_credits(struct ath10k *ar)
997 {
998 /* try to send pending beacons first. they take priority */
999 ath10k_wmi_tx_beacons_nowait(ar);
1000
1001 wake_up(&ar->wmi.tx_credits_wq);
1002 }
1003
1004 int ath10k_wmi_cmd_send(struct ath10k *ar, struct sk_buff *skb, u32 cmd_id)
1005 {
1006 int ret = -EOPNOTSUPP;
1007
1008 might_sleep();
1009
1010 if (cmd_id == WMI_CMD_UNSUPPORTED) {
1011 ath10k_warn(ar, "wmi command %d is not supported by firmware\n",
1012 cmd_id);
1013 return ret;
1014 }
1015
1016 wait_event_timeout(ar->wmi.tx_credits_wq, ({
1017 /* try to send pending beacons first. they take priority */
1018 ath10k_wmi_tx_beacons_nowait(ar);
1019
1020 ret = ath10k_wmi_cmd_send_nowait(ar, skb, cmd_id);
1021
1022 if (ret && test_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags))
1023 ret = -ESHUTDOWN;
1024
1025 (ret != -EAGAIN);
1026 }), 3*HZ);
1027
1028 if (ret)
1029 dev_kfree_skb_any(skb);
1030
1031 return ret;
1032 }
1033
1034 static struct sk_buff *
1035 ath10k_wmi_op_gen_mgmt_tx(struct ath10k *ar, struct sk_buff *msdu)
1036 {
1037 struct wmi_mgmt_tx_cmd *cmd;
1038 struct ieee80211_hdr *hdr;
1039 struct sk_buff *skb;
1040 int len;
1041 u32 buf_len = msdu->len;
1042 u16 fc;
1043
1044 hdr = (struct ieee80211_hdr *)msdu->data;
1045 fc = le16_to_cpu(hdr->frame_control);
1046
1047 if (WARN_ON_ONCE(!ieee80211_is_mgmt(hdr->frame_control)))
1048 return ERR_PTR(-EINVAL);
1049
1050 len = sizeof(cmd->hdr) + msdu->len;
1051
1052 if ((ieee80211_is_action(hdr->frame_control) ||
1053 ieee80211_is_deauth(hdr->frame_control) ||
1054 ieee80211_is_disassoc(hdr->frame_control)) &&
1055 ieee80211_has_protected(hdr->frame_control)) {
1056 len += IEEE80211_CCMP_MIC_LEN;
1057 buf_len += IEEE80211_CCMP_MIC_LEN;
1058 }
1059
1060 len = round_up(len, 4);
1061
1062 skb = ath10k_wmi_alloc_skb(ar, len);
1063 if (!skb)
1064 return ERR_PTR(-ENOMEM);
1065
1066 cmd = (struct wmi_mgmt_tx_cmd *)skb->data;
1067
1068 cmd->hdr.vdev_id = __cpu_to_le32(ATH10K_SKB_CB(msdu)->vdev_id);
1069 cmd->hdr.tx_rate = 0;
1070 cmd->hdr.tx_power = 0;
1071 cmd->hdr.buf_len = __cpu_to_le32(buf_len);
1072
1073 ether_addr_copy(cmd->hdr.peer_macaddr.addr, ieee80211_get_DA(hdr));
1074 memcpy(cmd->buf, msdu->data, msdu->len);
1075
1076 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi mgmt tx skb %p len %d ftype %02x stype %02x\n",
1077 msdu, skb->len, fc & IEEE80211_FCTL_FTYPE,
1078 fc & IEEE80211_FCTL_STYPE);
1079 trace_ath10k_tx_hdr(ar, skb->data, skb->len);
1080 trace_ath10k_tx_payload(ar, skb->data, skb->len);
1081
1082 return skb;
1083 }
1084
1085 static void ath10k_wmi_event_scan_started(struct ath10k *ar)
1086 {
1087 lockdep_assert_held(&ar->data_lock);
1088
1089 switch (ar->scan.state) {
1090 case ATH10K_SCAN_IDLE:
1091 case ATH10K_SCAN_RUNNING:
1092 case ATH10K_SCAN_ABORTING:
1093 ath10k_warn(ar, "received scan started event in an invalid scan state: %s (%d)\n",
1094 ath10k_scan_state_str(ar->scan.state),
1095 ar->scan.state);
1096 break;
1097 case ATH10K_SCAN_STARTING:
1098 ar->scan.state = ATH10K_SCAN_RUNNING;
1099
1100 if (ar->scan.is_roc)
1101 ieee80211_ready_on_channel(ar->hw);
1102
1103 complete(&ar->scan.started);
1104 break;
1105 }
1106 }
1107
1108 static void ath10k_wmi_event_scan_completed(struct ath10k *ar)
1109 {
1110 lockdep_assert_held(&ar->data_lock);
1111
1112 switch (ar->scan.state) {
1113 case ATH10K_SCAN_IDLE:
1114 case ATH10K_SCAN_STARTING:
1115 /* One suspected reason scan can be completed while starting is
1116 * if firmware fails to deliver all scan events to the host,
1117 * e.g. when transport pipe is full. This has been observed
1118 * with spectral scan phyerr events starving wmi transport
1119 * pipe. In such case the "scan completed" event should be (and
1120 * is) ignored by the host as it may be just firmware's scan
1121 * state machine recovering.
1122 */
1123 ath10k_warn(ar, "received scan completed event in an invalid scan state: %s (%d)\n",
1124 ath10k_scan_state_str(ar->scan.state),
1125 ar->scan.state);
1126 break;
1127 case ATH10K_SCAN_RUNNING:
1128 case ATH10K_SCAN_ABORTING:
1129 __ath10k_scan_finish(ar);
1130 break;
1131 }
1132 }
1133
1134 static void ath10k_wmi_event_scan_bss_chan(struct ath10k *ar)
1135 {
1136 lockdep_assert_held(&ar->data_lock);
1137
1138 switch (ar->scan.state) {
1139 case ATH10K_SCAN_IDLE:
1140 case ATH10K_SCAN_STARTING:
1141 ath10k_warn(ar, "received scan bss chan event in an invalid scan state: %s (%d)\n",
1142 ath10k_scan_state_str(ar->scan.state),
1143 ar->scan.state);
1144 break;
1145 case ATH10K_SCAN_RUNNING:
1146 case ATH10K_SCAN_ABORTING:
1147 ar->scan_channel = NULL;
1148 break;
1149 }
1150 }
1151
1152 static void ath10k_wmi_event_scan_foreign_chan(struct ath10k *ar, u32 freq)
1153 {
1154 lockdep_assert_held(&ar->data_lock);
1155
1156 switch (ar->scan.state) {
1157 case ATH10K_SCAN_IDLE:
1158 case ATH10K_SCAN_STARTING:
1159 ath10k_warn(ar, "received scan foreign chan event in an invalid scan state: %s (%d)\n",
1160 ath10k_scan_state_str(ar->scan.state),
1161 ar->scan.state);
1162 break;
1163 case ATH10K_SCAN_RUNNING:
1164 case ATH10K_SCAN_ABORTING:
1165 ar->scan_channel = ieee80211_get_channel(ar->hw->wiphy, freq);
1166
1167 if (ar->scan.is_roc && ar->scan.roc_freq == freq)
1168 complete(&ar->scan.on_channel);
1169 break;
1170 }
1171 }
1172
1173 static const char *
1174 ath10k_wmi_event_scan_type_str(enum wmi_scan_event_type type,
1175 enum wmi_scan_completion_reason reason)
1176 {
1177 switch (type) {
1178 case WMI_SCAN_EVENT_STARTED:
1179 return "started";
1180 case WMI_SCAN_EVENT_COMPLETED:
1181 switch (reason) {
1182 case WMI_SCAN_REASON_COMPLETED:
1183 return "completed";
1184 case WMI_SCAN_REASON_CANCELLED:
1185 return "completed [cancelled]";
1186 case WMI_SCAN_REASON_PREEMPTED:
1187 return "completed [preempted]";
1188 case WMI_SCAN_REASON_TIMEDOUT:
1189 return "completed [timedout]";
1190 case WMI_SCAN_REASON_MAX:
1191 break;
1192 }
1193 return "completed [unknown]";
1194 case WMI_SCAN_EVENT_BSS_CHANNEL:
1195 return "bss channel";
1196 case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
1197 return "foreign channel";
1198 case WMI_SCAN_EVENT_DEQUEUED:
1199 return "dequeued";
1200 case WMI_SCAN_EVENT_PREEMPTED:
1201 return "preempted";
1202 case WMI_SCAN_EVENT_START_FAILED:
1203 return "start failed";
1204 default:
1205 return "unknown";
1206 }
1207 }
1208
1209 static int ath10k_wmi_op_pull_scan_ev(struct ath10k *ar, struct sk_buff *skb,
1210 struct wmi_scan_ev_arg *arg)
1211 {
1212 struct wmi_scan_event *ev = (void *)skb->data;
1213
1214 if (skb->len < sizeof(*ev))
1215 return -EPROTO;
1216
1217 skb_pull(skb, sizeof(*ev));
1218 arg->event_type = ev->event_type;
1219 arg->reason = ev->reason;
1220 arg->channel_freq = ev->channel_freq;
1221 arg->scan_req_id = ev->scan_req_id;
1222 arg->scan_id = ev->scan_id;
1223 arg->vdev_id = ev->vdev_id;
1224
1225 return 0;
1226 }
1227
1228 int ath10k_wmi_event_scan(struct ath10k *ar, struct sk_buff *skb)
1229 {
1230 struct wmi_scan_ev_arg arg = {};
1231 enum wmi_scan_event_type event_type;
1232 enum wmi_scan_completion_reason reason;
1233 u32 freq;
1234 u32 req_id;
1235 u32 scan_id;
1236 u32 vdev_id;
1237 int ret;
1238
1239 ret = ath10k_wmi_pull_scan(ar, skb, &arg);
1240 if (ret) {
1241 ath10k_warn(ar, "failed to parse scan event: %d\n", ret);
1242 return ret;
1243 }
1244
1245 event_type = __le32_to_cpu(arg.event_type);
1246 reason = __le32_to_cpu(arg.reason);
1247 freq = __le32_to_cpu(arg.channel_freq);
1248 req_id = __le32_to_cpu(arg.scan_req_id);
1249 scan_id = __le32_to_cpu(arg.scan_id);
1250 vdev_id = __le32_to_cpu(arg.vdev_id);
1251
1252 spin_lock_bh(&ar->data_lock);
1253
1254 ath10k_dbg(ar, ATH10K_DBG_WMI,
1255 "scan event %s type %d reason %d freq %d req_id %d scan_id %d vdev_id %d state %s (%d)\n",
1256 ath10k_wmi_event_scan_type_str(event_type, reason),
1257 event_type, reason, freq, req_id, scan_id, vdev_id,
1258 ath10k_scan_state_str(ar->scan.state), ar->scan.state);
1259
1260 switch (event_type) {
1261 case WMI_SCAN_EVENT_STARTED:
1262 ath10k_wmi_event_scan_started(ar);
1263 break;
1264 case WMI_SCAN_EVENT_COMPLETED:
1265 ath10k_wmi_event_scan_completed(ar);
1266 break;
1267 case WMI_SCAN_EVENT_BSS_CHANNEL:
1268 ath10k_wmi_event_scan_bss_chan(ar);
1269 break;
1270 case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
1271 ath10k_wmi_event_scan_foreign_chan(ar, freq);
1272 break;
1273 case WMI_SCAN_EVENT_START_FAILED:
1274 ath10k_warn(ar, "received scan start failure event\n");
1275 break;
1276 case WMI_SCAN_EVENT_DEQUEUED:
1277 case WMI_SCAN_EVENT_PREEMPTED:
1278 default:
1279 break;
1280 }
1281
1282 spin_unlock_bh(&ar->data_lock);
1283 return 0;
1284 }
1285
1286 static inline enum ieee80211_band phy_mode_to_band(u32 phy_mode)
1287 {
1288 enum ieee80211_band band;
1289
1290 switch (phy_mode) {
1291 case MODE_11A:
1292 case MODE_11NA_HT20:
1293 case MODE_11NA_HT40:
1294 case MODE_11AC_VHT20:
1295 case MODE_11AC_VHT40:
1296 case MODE_11AC_VHT80:
1297 band = IEEE80211_BAND_5GHZ;
1298 break;
1299 case MODE_11G:
1300 case MODE_11B:
1301 case MODE_11GONLY:
1302 case MODE_11NG_HT20:
1303 case MODE_11NG_HT40:
1304 case MODE_11AC_VHT20_2G:
1305 case MODE_11AC_VHT40_2G:
1306 case MODE_11AC_VHT80_2G:
1307 default:
1308 band = IEEE80211_BAND_2GHZ;
1309 }
1310
1311 return band;
1312 }
1313
1314 static inline u8 get_rate_idx(u32 rate, enum ieee80211_band band)
1315 {
1316 u8 rate_idx = 0;
1317
1318 /* rate in Kbps */
1319 switch (rate) {
1320 case 1000:
1321 rate_idx = 0;
1322 break;
1323 case 2000:
1324 rate_idx = 1;
1325 break;
1326 case 5500:
1327 rate_idx = 2;
1328 break;
1329 case 11000:
1330 rate_idx = 3;
1331 break;
1332 case 6000:
1333 rate_idx = 4;
1334 break;
1335 case 9000:
1336 rate_idx = 5;
1337 break;
1338 case 12000:
1339 rate_idx = 6;
1340 break;
1341 case 18000:
1342 rate_idx = 7;
1343 break;
1344 case 24000:
1345 rate_idx = 8;
1346 break;
1347 case 36000:
1348 rate_idx = 9;
1349 break;
1350 case 48000:
1351 rate_idx = 10;
1352 break;
1353 case 54000:
1354 rate_idx = 11;
1355 break;
1356 default:
1357 break;
1358 }
1359
1360 if (band == IEEE80211_BAND_5GHZ) {
1361 if (rate_idx > 3)
1362 /* Omit CCK rates */
1363 rate_idx -= 4;
1364 else
1365 rate_idx = 0;
1366 }
1367
1368 return rate_idx;
1369 }
1370
1371 /* If keys are configured, HW decrypts all frames
1372 * with protected bit set. Mark such frames as decrypted.
1373 */
1374 static void ath10k_wmi_handle_wep_reauth(struct ath10k *ar,
1375 struct sk_buff *skb,
1376 struct ieee80211_rx_status *status)
1377 {
1378 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
1379 unsigned int hdrlen;
1380 bool peer_key;
1381 u8 *addr, keyidx;
1382
1383 if (!ieee80211_is_auth(hdr->frame_control) ||
1384 !ieee80211_has_protected(hdr->frame_control))
1385 return;
1386
1387 hdrlen = ieee80211_hdrlen(hdr->frame_control);
1388 if (skb->len < (hdrlen + IEEE80211_WEP_IV_LEN))
1389 return;
1390
1391 keyidx = skb->data[hdrlen + (IEEE80211_WEP_IV_LEN - 1)] >> WEP_KEYID_SHIFT;
1392 addr = ieee80211_get_SA(hdr);
1393
1394 spin_lock_bh(&ar->data_lock);
1395 peer_key = ath10k_mac_is_peer_wep_key_set(ar, addr, keyidx);
1396 spin_unlock_bh(&ar->data_lock);
1397
1398 if (peer_key) {
1399 ath10k_dbg(ar, ATH10K_DBG_MAC,
1400 "mac wep key present for peer %pM\n", addr);
1401 status->flag |= RX_FLAG_DECRYPTED;
1402 }
1403 }
1404
1405 static int ath10k_wmi_op_pull_mgmt_rx_ev(struct ath10k *ar, struct sk_buff *skb,
1406 struct wmi_mgmt_rx_ev_arg *arg)
1407 {
1408 struct wmi_mgmt_rx_event_v1 *ev_v1;
1409 struct wmi_mgmt_rx_event_v2 *ev_v2;
1410 struct wmi_mgmt_rx_hdr_v1 *ev_hdr;
1411 size_t pull_len;
1412 u32 msdu_len;
1413
1414 if (test_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX, ar->fw_features)) {
1415 ev_v2 = (struct wmi_mgmt_rx_event_v2 *)skb->data;
1416 ev_hdr = &ev_v2->hdr.v1;
1417 pull_len = sizeof(*ev_v2);
1418 } else {
1419 ev_v1 = (struct wmi_mgmt_rx_event_v1 *)skb->data;
1420 ev_hdr = &ev_v1->hdr;
1421 pull_len = sizeof(*ev_v1);
1422 }
1423
1424 if (skb->len < pull_len)
1425 return -EPROTO;
1426
1427 skb_pull(skb, pull_len);
1428 arg->channel = ev_hdr->channel;
1429 arg->buf_len = ev_hdr->buf_len;
1430 arg->status = ev_hdr->status;
1431 arg->snr = ev_hdr->snr;
1432 arg->phy_mode = ev_hdr->phy_mode;
1433 arg->rate = ev_hdr->rate;
1434
1435 msdu_len = __le32_to_cpu(arg->buf_len);
1436 if (skb->len < msdu_len)
1437 return -EPROTO;
1438
1439 /* the WMI buffer might've ended up being padded to 4 bytes due to HTC
1440 * trailer with credit update. Trim the excess garbage.
1441 */
1442 skb_trim(skb, msdu_len);
1443
1444 return 0;
1445 }
1446
1447 int ath10k_wmi_event_mgmt_rx(struct ath10k *ar, struct sk_buff *skb)
1448 {
1449 struct wmi_mgmt_rx_ev_arg arg = {};
1450 struct ieee80211_rx_status *status = IEEE80211_SKB_RXCB(skb);
1451 struct ieee80211_hdr *hdr;
1452 u32 rx_status;
1453 u32 channel;
1454 u32 phy_mode;
1455 u32 snr;
1456 u32 rate;
1457 u32 buf_len;
1458 u16 fc;
1459 int ret;
1460
1461 ret = ath10k_wmi_pull_mgmt_rx(ar, skb, &arg);
1462 if (ret) {
1463 ath10k_warn(ar, "failed to parse mgmt rx event: %d\n", ret);
1464 return ret;
1465 }
1466
1467 channel = __le32_to_cpu(arg.channel);
1468 buf_len = __le32_to_cpu(arg.buf_len);
1469 rx_status = __le32_to_cpu(arg.status);
1470 snr = __le32_to_cpu(arg.snr);
1471 phy_mode = __le32_to_cpu(arg.phy_mode);
1472 rate = __le32_to_cpu(arg.rate);
1473
1474 memset(status, 0, sizeof(*status));
1475
1476 ath10k_dbg(ar, ATH10K_DBG_MGMT,
1477 "event mgmt rx status %08x\n", rx_status);
1478
1479 if (test_bit(ATH10K_CAC_RUNNING, &ar->dev_flags)) {
1480 dev_kfree_skb(skb);
1481 return 0;
1482 }
1483
1484 if (rx_status & WMI_RX_STATUS_ERR_DECRYPT) {
1485 dev_kfree_skb(skb);
1486 return 0;
1487 }
1488
1489 if (rx_status & WMI_RX_STATUS_ERR_KEY_CACHE_MISS) {
1490 dev_kfree_skb(skb);
1491 return 0;
1492 }
1493
1494 if (rx_status & WMI_RX_STATUS_ERR_CRC) {
1495 dev_kfree_skb(skb);
1496 return 0;
1497 }
1498
1499 if (rx_status & WMI_RX_STATUS_ERR_MIC)
1500 status->flag |= RX_FLAG_MMIC_ERROR;
1501
1502 /* Hardware can Rx CCK rates on 5GHz. In that case phy_mode is set to
1503 * MODE_11B. This means phy_mode is not a reliable source for the band
1504 * of mgmt rx.
1505 */
1506 if (channel >= 1 && channel <= 14) {
1507 status->band = IEEE80211_BAND_2GHZ;
1508 } else if (channel >= 36 && channel <= 165) {
1509 status->band = IEEE80211_BAND_5GHZ;
1510 } else {
1511 /* Shouldn't happen unless list of advertised channels to
1512 * mac80211 has been changed.
1513 */
1514 WARN_ON_ONCE(1);
1515 dev_kfree_skb(skb);
1516 return 0;
1517 }
1518
1519 if (phy_mode == MODE_11B && status->band == IEEE80211_BAND_5GHZ)
1520 ath10k_dbg(ar, ATH10K_DBG_MGMT, "wmi mgmt rx 11b (CCK) on 5GHz\n");
1521
1522 status->freq = ieee80211_channel_to_frequency(channel, status->band);
1523 status->signal = snr + ATH10K_DEFAULT_NOISE_FLOOR;
1524 status->rate_idx = get_rate_idx(rate, status->band);
1525
1526 hdr = (struct ieee80211_hdr *)skb->data;
1527 fc = le16_to_cpu(hdr->frame_control);
1528
1529 ath10k_wmi_handle_wep_reauth(ar, skb, status);
1530
1531 /* FW delivers WEP Shared Auth frame with Protected Bit set and
1532 * encrypted payload. However in case of PMF it delivers decrypted
1533 * frames with Protected Bit set. */
1534 if (ieee80211_has_protected(hdr->frame_control) &&
1535 !ieee80211_is_auth(hdr->frame_control)) {
1536 status->flag |= RX_FLAG_DECRYPTED;
1537
1538 if (!ieee80211_is_action(hdr->frame_control) &&
1539 !ieee80211_is_deauth(hdr->frame_control) &&
1540 !ieee80211_is_disassoc(hdr->frame_control)) {
1541 status->flag |= RX_FLAG_IV_STRIPPED |
1542 RX_FLAG_MMIC_STRIPPED;
1543 hdr->frame_control = __cpu_to_le16(fc &
1544 ~IEEE80211_FCTL_PROTECTED);
1545 }
1546 }
1547
1548 ath10k_dbg(ar, ATH10K_DBG_MGMT,
1549 "event mgmt rx skb %p len %d ftype %02x stype %02x\n",
1550 skb, skb->len,
1551 fc & IEEE80211_FCTL_FTYPE, fc & IEEE80211_FCTL_STYPE);
1552
1553 ath10k_dbg(ar, ATH10K_DBG_MGMT,
1554 "event mgmt rx freq %d band %d snr %d, rate_idx %d\n",
1555 status->freq, status->band, status->signal,
1556 status->rate_idx);
1557
1558 ieee80211_rx(ar->hw, skb);
1559 return 0;
1560 }
1561
1562 static int freq_to_idx(struct ath10k *ar, int freq)
1563 {
1564 struct ieee80211_supported_band *sband;
1565 int band, ch, idx = 0;
1566
1567 for (band = IEEE80211_BAND_2GHZ; band < IEEE80211_NUM_BANDS; band++) {
1568 sband = ar->hw->wiphy->bands[band];
1569 if (!sband)
1570 continue;
1571
1572 for (ch = 0; ch < sband->n_channels; ch++, idx++)
1573 if (sband->channels[ch].center_freq == freq)
1574 goto exit;
1575 }
1576
1577 exit:
1578 return idx;
1579 }
1580
1581 static int ath10k_wmi_op_pull_ch_info_ev(struct ath10k *ar, struct sk_buff *skb,
1582 struct wmi_ch_info_ev_arg *arg)
1583 {
1584 struct wmi_chan_info_event *ev = (void *)skb->data;
1585
1586 if (skb->len < sizeof(*ev))
1587 return -EPROTO;
1588
1589 skb_pull(skb, sizeof(*ev));
1590 arg->err_code = ev->err_code;
1591 arg->freq = ev->freq;
1592 arg->cmd_flags = ev->cmd_flags;
1593 arg->noise_floor = ev->noise_floor;
1594 arg->rx_clear_count = ev->rx_clear_count;
1595 arg->cycle_count = ev->cycle_count;
1596
1597 return 0;
1598 }
1599
1600 void ath10k_wmi_event_chan_info(struct ath10k *ar, struct sk_buff *skb)
1601 {
1602 struct wmi_ch_info_ev_arg arg = {};
1603 struct survey_info *survey;
1604 u32 err_code, freq, cmd_flags, noise_floor, rx_clear_count, cycle_count;
1605 int idx, ret;
1606
1607 ret = ath10k_wmi_pull_ch_info(ar, skb, &arg);
1608 if (ret) {
1609 ath10k_warn(ar, "failed to parse chan info event: %d\n", ret);
1610 return;
1611 }
1612
1613 err_code = __le32_to_cpu(arg.err_code);
1614 freq = __le32_to_cpu(arg.freq);
1615 cmd_flags = __le32_to_cpu(arg.cmd_flags);
1616 noise_floor = __le32_to_cpu(arg.noise_floor);
1617 rx_clear_count = __le32_to_cpu(arg.rx_clear_count);
1618 cycle_count = __le32_to_cpu(arg.cycle_count);
1619
1620 ath10k_dbg(ar, ATH10K_DBG_WMI,
1621 "chan info err_code %d freq %d cmd_flags %d noise_floor %d rx_clear_count %d cycle_count %d\n",
1622 err_code, freq, cmd_flags, noise_floor, rx_clear_count,
1623 cycle_count);
1624
1625 spin_lock_bh(&ar->data_lock);
1626
1627 switch (ar->scan.state) {
1628 case ATH10K_SCAN_IDLE:
1629 case ATH10K_SCAN_STARTING:
1630 ath10k_warn(ar, "received chan info event without a scan request, ignoring\n");
1631 goto exit;
1632 case ATH10K_SCAN_RUNNING:
1633 case ATH10K_SCAN_ABORTING:
1634 break;
1635 }
1636
1637 idx = freq_to_idx(ar, freq);
1638 if (idx >= ARRAY_SIZE(ar->survey)) {
1639 ath10k_warn(ar, "chan info: invalid frequency %d (idx %d out of bounds)\n",
1640 freq, idx);
1641 goto exit;
1642 }
1643
1644 if (cmd_flags & WMI_CHAN_INFO_FLAG_COMPLETE) {
1645 /* During scanning chan info is reported twice for each
1646 * visited channel. The reported cycle count is global
1647 * and per-channel cycle count must be calculated */
1648
1649 cycle_count -= ar->survey_last_cycle_count;
1650 rx_clear_count -= ar->survey_last_rx_clear_count;
1651
1652 survey = &ar->survey[idx];
1653 survey->channel_time = WMI_CHAN_INFO_MSEC(cycle_count);
1654 survey->channel_time_rx = WMI_CHAN_INFO_MSEC(rx_clear_count);
1655 survey->noise = noise_floor;
1656 survey->filled = SURVEY_INFO_CHANNEL_TIME |
1657 SURVEY_INFO_CHANNEL_TIME_RX |
1658 SURVEY_INFO_NOISE_DBM;
1659 }
1660
1661 ar->survey_last_rx_clear_count = rx_clear_count;
1662 ar->survey_last_cycle_count = cycle_count;
1663
1664 exit:
1665 spin_unlock_bh(&ar->data_lock);
1666 }
1667
1668 void ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb)
1669 {
1670 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_ECHO_EVENTID\n");
1671 }
1672
1673 int ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb)
1674 {
1675 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event debug mesg len %d\n",
1676 skb->len);
1677
1678 trace_ath10k_wmi_dbglog(ar, skb->data, skb->len);
1679
1680 return 0;
1681 }
1682
1683 void ath10k_wmi_pull_pdev_stats_base(const struct wmi_pdev_stats_base *src,
1684 struct ath10k_fw_stats_pdev *dst)
1685 {
1686 dst->ch_noise_floor = __le32_to_cpu(src->chan_nf);
1687 dst->tx_frame_count = __le32_to_cpu(src->tx_frame_count);
1688 dst->rx_frame_count = __le32_to_cpu(src->rx_frame_count);
1689 dst->rx_clear_count = __le32_to_cpu(src->rx_clear_count);
1690 dst->cycle_count = __le32_to_cpu(src->cycle_count);
1691 dst->phy_err_count = __le32_to_cpu(src->phy_err_count);
1692 dst->chan_tx_power = __le32_to_cpu(src->chan_tx_pwr);
1693 }
1694
1695 void ath10k_wmi_pull_pdev_stats_tx(const struct wmi_pdev_stats_tx *src,
1696 struct ath10k_fw_stats_pdev *dst)
1697 {
1698 dst->comp_queued = __le32_to_cpu(src->comp_queued);
1699 dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
1700 dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
1701 dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
1702 dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
1703 dst->local_enqued = __le32_to_cpu(src->local_enqued);
1704 dst->local_freed = __le32_to_cpu(src->local_freed);
1705 dst->hw_queued = __le32_to_cpu(src->hw_queued);
1706 dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
1707 dst->underrun = __le32_to_cpu(src->underrun);
1708 dst->tx_abort = __le32_to_cpu(src->tx_abort);
1709 dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
1710 dst->tx_ko = __le32_to_cpu(src->tx_ko);
1711 dst->data_rc = __le32_to_cpu(src->data_rc);
1712 dst->self_triggers = __le32_to_cpu(src->self_triggers);
1713 dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
1714 dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
1715 dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
1716 dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
1717 dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
1718 dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
1719 dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
1720 }
1721
1722 void ath10k_wmi_pull_pdev_stats_rx(const struct wmi_pdev_stats_rx *src,
1723 struct ath10k_fw_stats_pdev *dst)
1724 {
1725 dst->mid_ppdu_route_change = __le32_to_cpu(src->mid_ppdu_route_change);
1726 dst->status_rcvd = __le32_to_cpu(src->status_rcvd);
1727 dst->r0_frags = __le32_to_cpu(src->r0_frags);
1728 dst->r1_frags = __le32_to_cpu(src->r1_frags);
1729 dst->r2_frags = __le32_to_cpu(src->r2_frags);
1730 dst->r3_frags = __le32_to_cpu(src->r3_frags);
1731 dst->htt_msdus = __le32_to_cpu(src->htt_msdus);
1732 dst->htt_mpdus = __le32_to_cpu(src->htt_mpdus);
1733 dst->loc_msdus = __le32_to_cpu(src->loc_msdus);
1734 dst->loc_mpdus = __le32_to_cpu(src->loc_mpdus);
1735 dst->oversize_amsdu = __le32_to_cpu(src->oversize_amsdu);
1736 dst->phy_errs = __le32_to_cpu(src->phy_errs);
1737 dst->phy_err_drop = __le32_to_cpu(src->phy_err_drop);
1738 dst->mpdu_errs = __le32_to_cpu(src->mpdu_errs);
1739 }
1740
1741 void ath10k_wmi_pull_pdev_stats_extra(const struct wmi_pdev_stats_extra *src,
1742 struct ath10k_fw_stats_pdev *dst)
1743 {
1744 dst->ack_rx_bad = __le32_to_cpu(src->ack_rx_bad);
1745 dst->rts_bad = __le32_to_cpu(src->rts_bad);
1746 dst->rts_good = __le32_to_cpu(src->rts_good);
1747 dst->fcs_bad = __le32_to_cpu(src->fcs_bad);
1748 dst->no_beacons = __le32_to_cpu(src->no_beacons);
1749 dst->mib_int_count = __le32_to_cpu(src->mib_int_count);
1750 }
1751
1752 void ath10k_wmi_pull_peer_stats(const struct wmi_peer_stats *src,
1753 struct ath10k_fw_stats_peer *dst)
1754 {
1755 ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
1756 dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
1757 dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
1758 }
1759
1760 static int ath10k_wmi_main_op_pull_fw_stats(struct ath10k *ar,
1761 struct sk_buff *skb,
1762 struct ath10k_fw_stats *stats)
1763 {
1764 const struct wmi_stats_event *ev = (void *)skb->data;
1765 u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
1766 int i;
1767
1768 if (!skb_pull(skb, sizeof(*ev)))
1769 return -EPROTO;
1770
1771 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
1772 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
1773 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
1774
1775 for (i = 0; i < num_pdev_stats; i++) {
1776 const struct wmi_pdev_stats *src;
1777 struct ath10k_fw_stats_pdev *dst;
1778
1779 src = (void *)skb->data;
1780 if (!skb_pull(skb, sizeof(*src)))
1781 return -EPROTO;
1782
1783 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
1784 if (!dst)
1785 continue;
1786
1787 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
1788 ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
1789 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
1790
1791 list_add_tail(&dst->list, &stats->pdevs);
1792 }
1793
1794 /* fw doesn't implement vdev stats */
1795
1796 for (i = 0; i < num_peer_stats; i++) {
1797 const struct wmi_peer_stats *src;
1798 struct ath10k_fw_stats_peer *dst;
1799
1800 src = (void *)skb->data;
1801 if (!skb_pull(skb, sizeof(*src)))
1802 return -EPROTO;
1803
1804 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
1805 if (!dst)
1806 continue;
1807
1808 ath10k_wmi_pull_peer_stats(src, dst);
1809 list_add_tail(&dst->list, &stats->peers);
1810 }
1811
1812 return 0;
1813 }
1814
1815 static int ath10k_wmi_10x_op_pull_fw_stats(struct ath10k *ar,
1816 struct sk_buff *skb,
1817 struct ath10k_fw_stats *stats)
1818 {
1819 const struct wmi_stats_event *ev = (void *)skb->data;
1820 u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
1821 int i;
1822
1823 if (!skb_pull(skb, sizeof(*ev)))
1824 return -EPROTO;
1825
1826 num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
1827 num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
1828 num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
1829
1830 for (i = 0; i < num_pdev_stats; i++) {
1831 const struct wmi_10x_pdev_stats *src;
1832 struct ath10k_fw_stats_pdev *dst;
1833
1834 src = (void *)skb->data;
1835 if (!skb_pull(skb, sizeof(*src)))
1836 return -EPROTO;
1837
1838 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
1839 if (!dst)
1840 continue;
1841
1842 ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
1843 ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
1844 ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
1845 ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
1846
1847 list_add_tail(&dst->list, &stats->pdevs);
1848 }
1849
1850 /* fw doesn't implement vdev stats */
1851
1852 for (i = 0; i < num_peer_stats; i++) {
1853 const struct wmi_10x_peer_stats *src;
1854 struct ath10k_fw_stats_peer *dst;
1855
1856 src = (void *)skb->data;
1857 if (!skb_pull(skb, sizeof(*src)))
1858 return -EPROTO;
1859
1860 dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
1861 if (!dst)
1862 continue;
1863
1864 ath10k_wmi_pull_peer_stats(&src->old, dst);
1865
1866 dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
1867
1868 list_add_tail(&dst->list, &stats->peers);
1869 }
1870
1871 return 0;
1872 }
1873
1874 void ath10k_wmi_event_update_stats(struct ath10k *ar, struct sk_buff *skb)
1875 {
1876 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_UPDATE_STATS_EVENTID\n");
1877 ath10k_debug_fw_stats_process(ar, skb);
1878 }
1879
1880 static int
1881 ath10k_wmi_op_pull_vdev_start_ev(struct ath10k *ar, struct sk_buff *skb,
1882 struct wmi_vdev_start_ev_arg *arg)
1883 {
1884 struct wmi_vdev_start_response_event *ev = (void *)skb->data;
1885
1886 if (skb->len < sizeof(*ev))
1887 return -EPROTO;
1888
1889 skb_pull(skb, sizeof(*ev));
1890 arg->vdev_id = ev->vdev_id;
1891 arg->req_id = ev->req_id;
1892 arg->resp_type = ev->resp_type;
1893 arg->status = ev->status;
1894
1895 return 0;
1896 }
1897
1898 void ath10k_wmi_event_vdev_start_resp(struct ath10k *ar, struct sk_buff *skb)
1899 {
1900 struct wmi_vdev_start_ev_arg arg = {};
1901 int ret;
1902
1903 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_START_RESP_EVENTID\n");
1904
1905 ret = ath10k_wmi_pull_vdev_start(ar, skb, &arg);
1906 if (ret) {
1907 ath10k_warn(ar, "failed to parse vdev start event: %d\n", ret);
1908 return;
1909 }
1910
1911 if (WARN_ON(__le32_to_cpu(arg.status)))
1912 return;
1913
1914 complete(&ar->vdev_setup_done);
1915 }
1916
1917 void ath10k_wmi_event_vdev_stopped(struct ath10k *ar, struct sk_buff *skb)
1918 {
1919 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STOPPED_EVENTID\n");
1920 complete(&ar->vdev_setup_done);
1921 }
1922
1923 static int
1924 ath10k_wmi_op_pull_peer_kick_ev(struct ath10k *ar, struct sk_buff *skb,
1925 struct wmi_peer_kick_ev_arg *arg)
1926 {
1927 struct wmi_peer_sta_kickout_event *ev = (void *)skb->data;
1928
1929 if (skb->len < sizeof(*ev))
1930 return -EPROTO;
1931
1932 skb_pull(skb, sizeof(*ev));
1933 arg->mac_addr = ev->peer_macaddr.addr;
1934
1935 return 0;
1936 }
1937
1938 void ath10k_wmi_event_peer_sta_kickout(struct ath10k *ar, struct sk_buff *skb)
1939 {
1940 struct wmi_peer_kick_ev_arg arg = {};
1941 struct ieee80211_sta *sta;
1942 int ret;
1943
1944 ret = ath10k_wmi_pull_peer_kick(ar, skb, &arg);
1945 if (ret) {
1946 ath10k_warn(ar, "failed to parse peer kickout event: %d\n",
1947 ret);
1948 return;
1949 }
1950
1951 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event peer sta kickout %pM\n",
1952 arg.mac_addr);
1953
1954 rcu_read_lock();
1955
1956 sta = ieee80211_find_sta_by_ifaddr(ar->hw, arg.mac_addr, NULL);
1957 if (!sta) {
1958 ath10k_warn(ar, "Spurious quick kickout for STA %pM\n",
1959 arg.mac_addr);
1960 goto exit;
1961 }
1962
1963 ieee80211_report_low_ack(sta, 10);
1964
1965 exit:
1966 rcu_read_unlock();
1967 }
1968
1969 /*
1970 * FIXME
1971 *
1972 * We don't report to mac80211 sleep state of connected
1973 * stations. Due to this mac80211 can't fill in TIM IE
1974 * correctly.
1975 *
1976 * I know of no way of getting nullfunc frames that contain
1977 * sleep transition from connected stations - these do not
1978 * seem to be sent from the target to the host. There also
1979 * doesn't seem to be a dedicated event for that. So the
1980 * only way left to do this would be to read tim_bitmap
1981 * during SWBA.
1982 *
1983 * We could probably try using tim_bitmap from SWBA to tell
1984 * mac80211 which stations are asleep and which are not. The
1985 * problem here is calling mac80211 functions so many times
1986 * could take too long and make us miss the time to submit
1987 * the beacon to the target.
1988 *
1989 * So as a workaround we try to extend the TIM IE if there
1990 * is unicast buffered for stations with aid > 7 and fill it
1991 * in ourselves.
1992 */
1993 static void ath10k_wmi_update_tim(struct ath10k *ar,
1994 struct ath10k_vif *arvif,
1995 struct sk_buff *bcn,
1996 const struct wmi_tim_info *tim_info)
1997 {
1998 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)bcn->data;
1999 struct ieee80211_tim_ie *tim;
2000 u8 *ies, *ie;
2001 u8 ie_len, pvm_len;
2002 __le32 t;
2003 u32 v;
2004
2005 /* if next SWBA has no tim_changed the tim_bitmap is garbage.
2006 * we must copy the bitmap upon change and reuse it later */
2007 if (__le32_to_cpu(tim_info->tim_changed)) {
2008 int i;
2009
2010 BUILD_BUG_ON(sizeof(arvif->u.ap.tim_bitmap) !=
2011 sizeof(tim_info->tim_bitmap));
2012
2013 for (i = 0; i < sizeof(arvif->u.ap.tim_bitmap); i++) {
2014 t = tim_info->tim_bitmap[i / 4];
2015 v = __le32_to_cpu(t);
2016 arvif->u.ap.tim_bitmap[i] = (v >> ((i % 4) * 8)) & 0xFF;
2017 }
2018
2019 /* FW reports either length 0 or 16
2020 * so we calculate this on our own */
2021 arvif->u.ap.tim_len = 0;
2022 for (i = 0; i < sizeof(arvif->u.ap.tim_bitmap); i++)
2023 if (arvif->u.ap.tim_bitmap[i])
2024 arvif->u.ap.tim_len = i;
2025
2026 arvif->u.ap.tim_len++;
2027 }
2028
2029 ies = bcn->data;
2030 ies += ieee80211_hdrlen(hdr->frame_control);
2031 ies += 12; /* fixed parameters */
2032
2033 ie = (u8 *)cfg80211_find_ie(WLAN_EID_TIM, ies,
2034 (u8 *)skb_tail_pointer(bcn) - ies);
2035 if (!ie) {
2036 if (arvif->vdev_type != WMI_VDEV_TYPE_IBSS)
2037 ath10k_warn(ar, "no tim ie found;\n");
2038 return;
2039 }
2040
2041 tim = (void *)ie + 2;
2042 ie_len = ie[1];
2043 pvm_len = ie_len - 3; /* exclude dtim count, dtim period, bmap ctl */
2044
2045 if (pvm_len < arvif->u.ap.tim_len) {
2046 int expand_size = sizeof(arvif->u.ap.tim_bitmap) - pvm_len;
2047 int move_size = skb_tail_pointer(bcn) - (ie + 2 + ie_len);
2048 void *next_ie = ie + 2 + ie_len;
2049
2050 if (skb_put(bcn, expand_size)) {
2051 memmove(next_ie + expand_size, next_ie, move_size);
2052
2053 ie[1] += expand_size;
2054 ie_len += expand_size;
2055 pvm_len += expand_size;
2056 } else {
2057 ath10k_warn(ar, "tim expansion failed\n");
2058 }
2059 }
2060
2061 if (pvm_len > sizeof(arvif->u.ap.tim_bitmap)) {
2062 ath10k_warn(ar, "tim pvm length is too great (%d)\n", pvm_len);
2063 return;
2064 }
2065
2066 tim->bitmap_ctrl = !!__le32_to_cpu(tim_info->tim_mcast);
2067 memcpy(tim->virtual_map, arvif->u.ap.tim_bitmap, pvm_len);
2068
2069 if (tim->dtim_count == 0) {
2070 ATH10K_SKB_CB(bcn)->bcn.dtim_zero = true;
2071
2072 if (__le32_to_cpu(tim_info->tim_mcast) == 1)
2073 ATH10K_SKB_CB(bcn)->bcn.deliver_cab = true;
2074 }
2075
2076 ath10k_dbg(ar, ATH10K_DBG_MGMT, "dtim %d/%d mcast %d pvmlen %d\n",
2077 tim->dtim_count, tim->dtim_period,
2078 tim->bitmap_ctrl, pvm_len);
2079 }
2080
2081 static void ath10k_p2p_fill_noa_ie(u8 *data, u32 len,
2082 const struct wmi_p2p_noa_info *noa)
2083 {
2084 struct ieee80211_p2p_noa_attr *noa_attr;
2085 u8 ctwindow_oppps = noa->ctwindow_oppps;
2086 u8 ctwindow = ctwindow_oppps >> WMI_P2P_OPPPS_CTWINDOW_OFFSET;
2087 bool oppps = !!(ctwindow_oppps & WMI_P2P_OPPPS_ENABLE_BIT);
2088 __le16 *noa_attr_len;
2089 u16 attr_len;
2090 u8 noa_descriptors = noa->num_descriptors;
2091 int i;
2092
2093 /* P2P IE */
2094 data[0] = WLAN_EID_VENDOR_SPECIFIC;
2095 data[1] = len - 2;
2096 data[2] = (WLAN_OUI_WFA >> 16) & 0xff;
2097 data[3] = (WLAN_OUI_WFA >> 8) & 0xff;
2098 data[4] = (WLAN_OUI_WFA >> 0) & 0xff;
2099 data[5] = WLAN_OUI_TYPE_WFA_P2P;
2100
2101 /* NOA ATTR */
2102 data[6] = IEEE80211_P2P_ATTR_ABSENCE_NOTICE;
2103 noa_attr_len = (__le16 *)&data[7]; /* 2 bytes */
2104 noa_attr = (struct ieee80211_p2p_noa_attr *)&data[9];
2105
2106 noa_attr->index = noa->index;
2107 noa_attr->oppps_ctwindow = ctwindow;
2108 if (oppps)
2109 noa_attr->oppps_ctwindow |= IEEE80211_P2P_OPPPS_ENABLE_BIT;
2110
2111 for (i = 0; i < noa_descriptors; i++) {
2112 noa_attr->desc[i].count =
2113 __le32_to_cpu(noa->descriptors[i].type_count);
2114 noa_attr->desc[i].duration = noa->descriptors[i].duration;
2115 noa_attr->desc[i].interval = noa->descriptors[i].interval;
2116 noa_attr->desc[i].start_time = noa->descriptors[i].start_time;
2117 }
2118
2119 attr_len = 2; /* index + oppps_ctwindow */
2120 attr_len += noa_descriptors * sizeof(struct ieee80211_p2p_noa_desc);
2121 *noa_attr_len = __cpu_to_le16(attr_len);
2122 }
2123
2124 static u32 ath10k_p2p_calc_noa_ie_len(const struct wmi_p2p_noa_info *noa)
2125 {
2126 u32 len = 0;
2127 u8 noa_descriptors = noa->num_descriptors;
2128 u8 opp_ps_info = noa->ctwindow_oppps;
2129 bool opps_enabled = !!(opp_ps_info & WMI_P2P_OPPPS_ENABLE_BIT);
2130
2131 if (!noa_descriptors && !opps_enabled)
2132 return len;
2133
2134 len += 1 + 1 + 4; /* EID + len + OUI */
2135 len += 1 + 2; /* noa attr + attr len */
2136 len += 1 + 1; /* index + oppps_ctwindow */
2137 len += noa_descriptors * sizeof(struct ieee80211_p2p_noa_desc);
2138
2139 return len;
2140 }
2141
2142 static void ath10k_wmi_update_noa(struct ath10k *ar, struct ath10k_vif *arvif,
2143 struct sk_buff *bcn,
2144 const struct wmi_p2p_noa_info *noa)
2145 {
2146 u8 *new_data, *old_data = arvif->u.ap.noa_data;
2147 u32 new_len;
2148
2149 if (arvif->vdev_subtype != WMI_VDEV_SUBTYPE_P2P_GO)
2150 return;
2151
2152 ath10k_dbg(ar, ATH10K_DBG_MGMT, "noa changed: %d\n", noa->changed);
2153 if (noa->changed & WMI_P2P_NOA_CHANGED_BIT) {
2154 new_len = ath10k_p2p_calc_noa_ie_len(noa);
2155 if (!new_len)
2156 goto cleanup;
2157
2158 new_data = kmalloc(new_len, GFP_ATOMIC);
2159 if (!new_data)
2160 goto cleanup;
2161
2162 ath10k_p2p_fill_noa_ie(new_data, new_len, noa);
2163
2164 spin_lock_bh(&ar->data_lock);
2165 arvif->u.ap.noa_data = new_data;
2166 arvif->u.ap.noa_len = new_len;
2167 spin_unlock_bh(&ar->data_lock);
2168 kfree(old_data);
2169 }
2170
2171 if (arvif->u.ap.noa_data)
2172 if (!pskb_expand_head(bcn, 0, arvif->u.ap.noa_len, GFP_ATOMIC))
2173 memcpy(skb_put(bcn, arvif->u.ap.noa_len),
2174 arvif->u.ap.noa_data,
2175 arvif->u.ap.noa_len);
2176 return;
2177
2178 cleanup:
2179 spin_lock_bh(&ar->data_lock);
2180 arvif->u.ap.noa_data = NULL;
2181 arvif->u.ap.noa_len = 0;
2182 spin_unlock_bh(&ar->data_lock);
2183 kfree(old_data);
2184 }
2185
2186 static int ath10k_wmi_op_pull_swba_ev(struct ath10k *ar, struct sk_buff *skb,
2187 struct wmi_swba_ev_arg *arg)
2188 {
2189 struct wmi_host_swba_event *ev = (void *)skb->data;
2190 u32 map;
2191 size_t i;
2192
2193 if (skb->len < sizeof(*ev))
2194 return -EPROTO;
2195
2196 skb_pull(skb, sizeof(*ev));
2197 arg->vdev_map = ev->vdev_map;
2198
2199 for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
2200 if (!(map & BIT(0)))
2201 continue;
2202
2203 /* If this happens there were some changes in firmware and
2204 * ath10k should update the max size of tim_info array.
2205 */
2206 if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
2207 break;
2208
2209 arg->tim_info[i] = &ev->bcn_info[i].tim_info;
2210 arg->noa_info[i] = &ev->bcn_info[i].p2p_noa_info;
2211 i++;
2212 }
2213
2214 return 0;
2215 }
2216
2217 void ath10k_wmi_event_host_swba(struct ath10k *ar, struct sk_buff *skb)
2218 {
2219 struct wmi_swba_ev_arg arg = {};
2220 u32 map;
2221 int i = -1;
2222 const struct wmi_tim_info *tim_info;
2223 const struct wmi_p2p_noa_info *noa_info;
2224 struct ath10k_vif *arvif;
2225 struct sk_buff *bcn;
2226 dma_addr_t paddr;
2227 int ret, vdev_id = 0;
2228
2229 ret = ath10k_wmi_pull_swba(ar, skb, &arg);
2230 if (ret) {
2231 ath10k_warn(ar, "failed to parse swba event: %d\n", ret);
2232 return;
2233 }
2234
2235 map = __le32_to_cpu(arg.vdev_map);
2236
2237 ath10k_dbg(ar, ATH10K_DBG_MGMT, "mgmt swba vdev_map 0x%x\n",
2238 map);
2239
2240 for (; map; map >>= 1, vdev_id++) {
2241 if (!(map & 0x1))
2242 continue;
2243
2244 i++;
2245
2246 if (i >= WMI_MAX_AP_VDEV) {
2247 ath10k_warn(ar, "swba has corrupted vdev map\n");
2248 break;
2249 }
2250
2251 tim_info = arg.tim_info[i];
2252 noa_info = arg.noa_info[i];
2253
2254 ath10k_dbg(ar, ATH10K_DBG_MGMT,
2255 "mgmt event bcn_info %d tim_len %d mcast %d changed %d num_ps_pending %d bitmap 0x%08x%08x%08x%08x\n",
2256 i,
2257 __le32_to_cpu(tim_info->tim_len),
2258 __le32_to_cpu(tim_info->tim_mcast),
2259 __le32_to_cpu(tim_info->tim_changed),
2260 __le32_to_cpu(tim_info->tim_num_ps_pending),
2261 __le32_to_cpu(tim_info->tim_bitmap[3]),
2262 __le32_to_cpu(tim_info->tim_bitmap[2]),
2263 __le32_to_cpu(tim_info->tim_bitmap[1]),
2264 __le32_to_cpu(tim_info->tim_bitmap[0]));
2265
2266 arvif = ath10k_get_arvif(ar, vdev_id);
2267 if (arvif == NULL) {
2268 ath10k_warn(ar, "no vif for vdev_id %d found\n",
2269 vdev_id);
2270 continue;
2271 }
2272
2273 /* There are no completions for beacons so wait for next SWBA
2274 * before telling mac80211 to decrement CSA counter
2275 *
2276 * Once CSA counter is completed stop sending beacons until
2277 * actual channel switch is done */
2278 if (arvif->vif->csa_active &&
2279 ieee80211_csa_is_complete(arvif->vif)) {
2280 ieee80211_csa_finish(arvif->vif);
2281 continue;
2282 }
2283
2284 bcn = ieee80211_beacon_get(ar->hw, arvif->vif);
2285 if (!bcn) {
2286 ath10k_warn(ar, "could not get mac80211 beacon\n");
2287 continue;
2288 }
2289
2290 ath10k_tx_h_seq_no(arvif->vif, bcn);
2291 ath10k_wmi_update_tim(ar, arvif, bcn, tim_info);
2292 ath10k_wmi_update_noa(ar, arvif, bcn, noa_info);
2293
2294 spin_lock_bh(&ar->data_lock);
2295
2296 if (arvif->beacon) {
2297 if (!arvif->beacon_sent)
2298 ath10k_warn(ar, "SWBA overrun on vdev %d\n",
2299 arvif->vdev_id);
2300
2301 ath10k_mac_vif_beacon_free(arvif);
2302 }
2303
2304 if (!arvif->beacon_buf) {
2305 paddr = dma_map_single(arvif->ar->dev, bcn->data,
2306 bcn->len, DMA_TO_DEVICE);
2307 ret = dma_mapping_error(arvif->ar->dev, paddr);
2308 if (ret) {
2309 ath10k_warn(ar, "failed to map beacon: %d\n",
2310 ret);
2311 dev_kfree_skb_any(bcn);
2312 goto skip;
2313 }
2314
2315 ATH10K_SKB_CB(bcn)->paddr = paddr;
2316 } else {
2317 if (bcn->len > IEEE80211_MAX_FRAME_LEN) {
2318 ath10k_warn(ar, "trimming beacon %d -> %d bytes!\n",
2319 bcn->len, IEEE80211_MAX_FRAME_LEN);
2320 skb_trim(bcn, IEEE80211_MAX_FRAME_LEN);
2321 }
2322 memcpy(arvif->beacon_buf, bcn->data, bcn->len);
2323 ATH10K_SKB_CB(bcn)->paddr = arvif->beacon_paddr;
2324 }
2325
2326 arvif->beacon = bcn;
2327 arvif->beacon_sent = false;
2328
2329 trace_ath10k_tx_hdr(ar, bcn->data, bcn->len);
2330 trace_ath10k_tx_payload(ar, bcn->data, bcn->len);
2331
2332 ath10k_wmi_tx_beacon_nowait(arvif);
2333 skip:
2334 spin_unlock_bh(&ar->data_lock);
2335 }
2336 }
2337
2338 void ath10k_wmi_event_tbttoffset_update(struct ath10k *ar, struct sk_buff *skb)
2339 {
2340 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TBTTOFFSET_UPDATE_EVENTID\n");
2341 }
2342
2343 static void ath10k_dfs_radar_report(struct ath10k *ar,
2344 const struct wmi_phyerr *phyerr,
2345 const struct phyerr_radar_report *rr,
2346 u64 tsf)
2347 {
2348 u32 reg0, reg1, tsf32l;
2349 struct pulse_event pe;
2350 u64 tsf64;
2351 u8 rssi, width;
2352
2353 reg0 = __le32_to_cpu(rr->reg0);
2354 reg1 = __le32_to_cpu(rr->reg1);
2355
2356 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2357 "wmi phyerr radar report chirp %d max_width %d agc_total_gain %d pulse_delta_diff %d\n",
2358 MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP),
2359 MS(reg0, RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH),
2360 MS(reg0, RADAR_REPORT_REG0_AGC_TOTAL_GAIN),
2361 MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_DIFF));
2362 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2363 "wmi phyerr radar report pulse_delta_pean %d pulse_sidx %d fft_valid %d agc_mb_gain %d subchan_mask %d\n",
2364 MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_PEAK),
2365 MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX),
2366 MS(reg1, RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID),
2367 MS(reg1, RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN),
2368 MS(reg1, RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK));
2369 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2370 "wmi phyerr radar report pulse_tsf_offset 0x%X pulse_dur: %d\n",
2371 MS(reg1, RADAR_REPORT_REG1_PULSE_TSF_OFFSET),
2372 MS(reg1, RADAR_REPORT_REG1_PULSE_DUR));
2373
2374 if (!ar->dfs_detector)
2375 return;
2376
2377 /* report event to DFS pattern detector */
2378 tsf32l = __le32_to_cpu(phyerr->tsf_timestamp);
2379 tsf64 = tsf & (~0xFFFFFFFFULL);
2380 tsf64 |= tsf32l;
2381
2382 width = MS(reg1, RADAR_REPORT_REG1_PULSE_DUR);
2383 rssi = phyerr->rssi_combined;
2384
2385 /* hardware store this as 8 bit signed value,
2386 * set to zero if negative number
2387 */
2388 if (rssi & 0x80)
2389 rssi = 0;
2390
2391 pe.ts = tsf64;
2392 pe.freq = ar->hw->conf.chandef.chan->center_freq;
2393 pe.width = width;
2394 pe.rssi = rssi;
2395
2396 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2397 "dfs add pulse freq: %d, width: %d, rssi %d, tsf: %llX\n",
2398 pe.freq, pe.width, pe.rssi, pe.ts);
2399
2400 ATH10K_DFS_STAT_INC(ar, pulses_detected);
2401
2402 if (!ar->dfs_detector->add_pulse(ar->dfs_detector, &pe)) {
2403 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2404 "dfs no pulse pattern detected, yet\n");
2405 return;
2406 }
2407
2408 ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs radar detected\n");
2409 ATH10K_DFS_STAT_INC(ar, radar_detected);
2410
2411 /* Control radar events reporting in debugfs file
2412 dfs_block_radar_events */
2413 if (ar->dfs_block_radar_events) {
2414 ath10k_info(ar, "DFS Radar detected, but ignored as requested\n");
2415 return;
2416 }
2417
2418 ieee80211_radar_detected(ar->hw);
2419 }
2420
2421 static int ath10k_dfs_fft_report(struct ath10k *ar,
2422 const struct wmi_phyerr *phyerr,
2423 const struct phyerr_fft_report *fftr,
2424 u64 tsf)
2425 {
2426 u32 reg0, reg1;
2427 u8 rssi, peak_mag;
2428
2429 reg0 = __le32_to_cpu(fftr->reg0);
2430 reg1 = __le32_to_cpu(fftr->reg1);
2431 rssi = phyerr->rssi_combined;
2432
2433 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2434 "wmi phyerr fft report total_gain_db %d base_pwr_db %d fft_chn_idx %d peak_sidx %d\n",
2435 MS(reg0, SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB),
2436 MS(reg0, SEARCH_FFT_REPORT_REG0_BASE_PWR_DB),
2437 MS(reg0, SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX),
2438 MS(reg0, SEARCH_FFT_REPORT_REG0_PEAK_SIDX));
2439 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2440 "wmi phyerr fft report rel_pwr_db %d avgpwr_db %d peak_mag %d num_store_bin %d\n",
2441 MS(reg1, SEARCH_FFT_REPORT_REG1_RELPWR_DB),
2442 MS(reg1, SEARCH_FFT_REPORT_REG1_AVGPWR_DB),
2443 MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG),
2444 MS(reg1, SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB));
2445
2446 peak_mag = MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG);
2447
2448 /* false event detection */
2449 if (rssi == DFS_RSSI_POSSIBLY_FALSE &&
2450 peak_mag < 2 * DFS_PEAK_MAG_THOLD_POSSIBLY_FALSE) {
2451 ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs false pulse detected\n");
2452 ATH10K_DFS_STAT_INC(ar, pulses_discarded);
2453 return -EINVAL;
2454 }
2455
2456 return 0;
2457 }
2458
2459 void ath10k_wmi_event_dfs(struct ath10k *ar,
2460 const struct wmi_phyerr *phyerr,
2461 u64 tsf)
2462 {
2463 int buf_len, tlv_len, res, i = 0;
2464 const struct phyerr_tlv *tlv;
2465 const struct phyerr_radar_report *rr;
2466 const struct phyerr_fft_report *fftr;
2467 const u8 *tlv_buf;
2468
2469 buf_len = __le32_to_cpu(phyerr->buf_len);
2470 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2471 "wmi event dfs err_code %d rssi %d tsfl 0x%X tsf64 0x%llX len %d\n",
2472 phyerr->phy_err_code, phyerr->rssi_combined,
2473 __le32_to_cpu(phyerr->tsf_timestamp), tsf, buf_len);
2474
2475 /* Skip event if DFS disabled */
2476 if (!config_enabled(CONFIG_ATH10K_DFS_CERTIFIED))
2477 return;
2478
2479 ATH10K_DFS_STAT_INC(ar, pulses_total);
2480
2481 while (i < buf_len) {
2482 if (i + sizeof(*tlv) > buf_len) {
2483 ath10k_warn(ar, "too short buf for tlv header (%d)\n",
2484 i);
2485 return;
2486 }
2487
2488 tlv = (struct phyerr_tlv *)&phyerr->buf[i];
2489 tlv_len = __le16_to_cpu(tlv->len);
2490 tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
2491 ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
2492 "wmi event dfs tlv_len %d tlv_tag 0x%02X tlv_sig 0x%02X\n",
2493 tlv_len, tlv->tag, tlv->sig);
2494
2495 switch (tlv->tag) {
2496 case PHYERR_TLV_TAG_RADAR_PULSE_SUMMARY:
2497 if (i + sizeof(*tlv) + sizeof(*rr) > buf_len) {
2498 ath10k_warn(ar, "too short radar pulse summary (%d)\n",
2499 i);
2500 return;
2501 }
2502
2503 rr = (struct phyerr_radar_report *)tlv_buf;
2504 ath10k_dfs_radar_report(ar, phyerr, rr, tsf);
2505 break;
2506 case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
2507 if (i + sizeof(*tlv) + sizeof(*fftr) > buf_len) {
2508 ath10k_warn(ar, "too short fft report (%d)\n",
2509 i);
2510 return;
2511 }
2512
2513 fftr = (struct phyerr_fft_report *)tlv_buf;
2514 res = ath10k_dfs_fft_report(ar, phyerr, fftr, tsf);
2515 if (res)
2516 return;
2517 break;
2518 }
2519
2520 i += sizeof(*tlv) + tlv_len;
2521 }
2522 }
2523
2524 void ath10k_wmi_event_spectral_scan(struct ath10k *ar,
2525 const struct wmi_phyerr *phyerr,
2526 u64 tsf)
2527 {
2528 int buf_len, tlv_len, res, i = 0;
2529 struct phyerr_tlv *tlv;
2530 const void *tlv_buf;
2531 const struct phyerr_fft_report *fftr;
2532 size_t fftr_len;
2533
2534 buf_len = __le32_to_cpu(phyerr->buf_len);
2535
2536 while (i < buf_len) {
2537 if (i + sizeof(*tlv) > buf_len) {
2538 ath10k_warn(ar, "failed to parse phyerr tlv header at byte %d\n",
2539 i);
2540 return;
2541 }
2542
2543 tlv = (struct phyerr_tlv *)&phyerr->buf[i];
2544 tlv_len = __le16_to_cpu(tlv->len);
2545 tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
2546
2547 if (i + sizeof(*tlv) + tlv_len > buf_len) {
2548 ath10k_warn(ar, "failed to parse phyerr tlv payload at byte %d\n",
2549 i);
2550 return;
2551 }
2552
2553 switch (tlv->tag) {
2554 case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
2555 if (sizeof(*fftr) > tlv_len) {
2556 ath10k_warn(ar, "failed to parse fft report at byte %d\n",
2557 i);
2558 return;
2559 }
2560
2561 fftr_len = tlv_len - sizeof(*fftr);
2562 fftr = tlv_buf;
2563 res = ath10k_spectral_process_fft(ar, phyerr,
2564 fftr, fftr_len,
2565 tsf);
2566 if (res < 0) {
2567 ath10k_warn(ar, "failed to process fft report: %d\n",
2568 res);
2569 return;
2570 }
2571 break;
2572 }
2573
2574 i += sizeof(*tlv) + tlv_len;
2575 }
2576 }
2577
2578 static int ath10k_wmi_op_pull_phyerr_ev(struct ath10k *ar, struct sk_buff *skb,
2579 struct wmi_phyerr_ev_arg *arg)
2580 {
2581 struct wmi_phyerr_event *ev = (void *)skb->data;
2582
2583 if (skb->len < sizeof(*ev))
2584 return -EPROTO;
2585
2586 arg->num_phyerrs = ev->num_phyerrs;
2587 arg->tsf_l32 = ev->tsf_l32;
2588 arg->tsf_u32 = ev->tsf_u32;
2589 arg->buf_len = __cpu_to_le32(skb->len - sizeof(*ev));
2590 arg->phyerrs = ev->phyerrs;
2591
2592 return 0;
2593 }
2594
2595 void ath10k_wmi_event_phyerr(struct ath10k *ar, struct sk_buff *skb)
2596 {
2597 struct wmi_phyerr_ev_arg arg = {};
2598 const struct wmi_phyerr *phyerr;
2599 u32 count, i, buf_len, phy_err_code;
2600 u64 tsf;
2601 int left_len, ret;
2602
2603 ATH10K_DFS_STAT_INC(ar, phy_errors);
2604
2605 ret = ath10k_wmi_pull_phyerr(ar, skb, &arg);
2606 if (ret) {
2607 ath10k_warn(ar, "failed to parse phyerr event: %d\n", ret);
2608 return;
2609 }
2610
2611 left_len = __le32_to_cpu(arg.buf_len);
2612
2613 /* Check number of included events */
2614 count = __le32_to_cpu(arg.num_phyerrs);
2615
2616 tsf = __le32_to_cpu(arg.tsf_u32);
2617 tsf <<= 32;
2618 tsf |= __le32_to_cpu(arg.tsf_l32);
2619
2620 ath10k_dbg(ar, ATH10K_DBG_WMI,
2621 "wmi event phyerr count %d tsf64 0x%llX\n",
2622 count, tsf);
2623
2624 phyerr = arg.phyerrs;
2625 for (i = 0; i < count; i++) {
2626 /* Check if we can read event header */
2627 if (left_len < sizeof(*phyerr)) {
2628 ath10k_warn(ar, "single event (%d) wrong head len\n",
2629 i);
2630 return;
2631 }
2632
2633 left_len -= sizeof(*phyerr);
2634
2635 buf_len = __le32_to_cpu(phyerr->buf_len);
2636 phy_err_code = phyerr->phy_err_code;
2637
2638 if (left_len < buf_len) {
2639 ath10k_warn(ar, "single event (%d) wrong buf len\n", i);
2640 return;
2641 }
2642
2643 left_len -= buf_len;
2644
2645 switch (phy_err_code) {
2646 case PHY_ERROR_RADAR:
2647 ath10k_wmi_event_dfs(ar, phyerr, tsf);
2648 break;
2649 case PHY_ERROR_SPECTRAL_SCAN:
2650 ath10k_wmi_event_spectral_scan(ar, phyerr, tsf);
2651 break;
2652 case PHY_ERROR_FALSE_RADAR_EXT:
2653 ath10k_wmi_event_dfs(ar, phyerr, tsf);
2654 ath10k_wmi_event_spectral_scan(ar, phyerr, tsf);
2655 break;
2656 default:
2657 break;
2658 }
2659
2660 phyerr = (void *)phyerr + sizeof(*phyerr) + buf_len;
2661 }
2662 }
2663
2664 void ath10k_wmi_event_roam(struct ath10k *ar, struct sk_buff *skb)
2665 {
2666 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_ROAM_EVENTID\n");
2667 }
2668
2669 void ath10k_wmi_event_profile_match(struct ath10k *ar, struct sk_buff *skb)
2670 {
2671 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PROFILE_MATCH\n");
2672 }
2673
2674 void ath10k_wmi_event_debug_print(struct ath10k *ar, struct sk_buff *skb)
2675 {
2676 char buf[101], c;
2677 int i;
2678
2679 for (i = 0; i < sizeof(buf) - 1; i++) {
2680 if (i >= skb->len)
2681 break;
2682
2683 c = skb->data[i];
2684
2685 if (c == '\0')
2686 break;
2687
2688 if (isascii(c) && isprint(c))
2689 buf[i] = c;
2690 else
2691 buf[i] = '.';
2692 }
2693
2694 if (i == sizeof(buf) - 1)
2695 ath10k_warn(ar, "wmi debug print truncated: %d\n", skb->len);
2696
2697 /* for some reason the debug prints end with \n, remove that */
2698 if (skb->data[i - 1] == '\n')
2699 i--;
2700
2701 /* the last byte is always reserved for the null character */
2702 buf[i] = '\0';
2703
2704 ath10k_dbg(ar, ATH10K_DBG_WMI_PRINT, "wmi print '%s'\n", buf);
2705 }
2706
2707 void ath10k_wmi_event_pdev_qvit(struct ath10k *ar, struct sk_buff *skb)
2708 {
2709 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_QVIT_EVENTID\n");
2710 }
2711
2712 void ath10k_wmi_event_wlan_profile_data(struct ath10k *ar, struct sk_buff *skb)
2713 {
2714 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_WLAN_PROFILE_DATA_EVENTID\n");
2715 }
2716
2717 void ath10k_wmi_event_rtt_measurement_report(struct ath10k *ar,
2718 struct sk_buff *skb)
2719 {
2720 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_MEASUREMENT_REPORT_EVENTID\n");
2721 }
2722
2723 void ath10k_wmi_event_tsf_measurement_report(struct ath10k *ar,
2724 struct sk_buff *skb)
2725 {
2726 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TSF_MEASUREMENT_REPORT_EVENTID\n");
2727 }
2728
2729 void ath10k_wmi_event_rtt_error_report(struct ath10k *ar, struct sk_buff *skb)
2730 {
2731 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_ERROR_REPORT_EVENTID\n");
2732 }
2733
2734 void ath10k_wmi_event_wow_wakeup_host(struct ath10k *ar, struct sk_buff *skb)
2735 {
2736 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_WOW_WAKEUP_HOST_EVENTID\n");
2737 }
2738
2739 void ath10k_wmi_event_dcs_interference(struct ath10k *ar, struct sk_buff *skb)
2740 {
2741 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_DCS_INTERFERENCE_EVENTID\n");
2742 }
2743
2744 void ath10k_wmi_event_pdev_tpc_config(struct ath10k *ar, struct sk_buff *skb)
2745 {
2746 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_TPC_CONFIG_EVENTID\n");
2747 }
2748
2749 void ath10k_wmi_event_pdev_ftm_intg(struct ath10k *ar, struct sk_buff *skb)
2750 {
2751 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_FTM_INTG_EVENTID\n");
2752 }
2753
2754 void ath10k_wmi_event_gtk_offload_status(struct ath10k *ar, struct sk_buff *skb)
2755 {
2756 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_OFFLOAD_STATUS_EVENTID\n");
2757 }
2758
2759 void ath10k_wmi_event_gtk_rekey_fail(struct ath10k *ar, struct sk_buff *skb)
2760 {
2761 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_REKEY_FAIL_EVENTID\n");
2762 }
2763
2764 void ath10k_wmi_event_delba_complete(struct ath10k *ar, struct sk_buff *skb)
2765 {
2766 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_DELBA_COMPLETE_EVENTID\n");
2767 }
2768
2769 void ath10k_wmi_event_addba_complete(struct ath10k *ar, struct sk_buff *skb)
2770 {
2771 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_ADDBA_COMPLETE_EVENTID\n");
2772 }
2773
2774 void ath10k_wmi_event_vdev_install_key_complete(struct ath10k *ar,
2775 struct sk_buff *skb)
2776 {
2777 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID\n");
2778 }
2779
2780 void ath10k_wmi_event_inst_rssi_stats(struct ath10k *ar, struct sk_buff *skb)
2781 {
2782 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_INST_RSSI_STATS_EVENTID\n");
2783 }
2784
2785 void ath10k_wmi_event_vdev_standby_req(struct ath10k *ar, struct sk_buff *skb)
2786 {
2787 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STANDBY_REQ_EVENTID\n");
2788 }
2789
2790 void ath10k_wmi_event_vdev_resume_req(struct ath10k *ar, struct sk_buff *skb)
2791 {
2792 ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_RESUME_REQ_EVENTID\n");
2793 }
2794
2795 static int ath10k_wmi_alloc_host_mem(struct ath10k *ar, u32 req_id,
2796 u32 num_units, u32 unit_len)
2797 {
2798 dma_addr_t paddr;
2799 u32 pool_size;
2800 int idx = ar->wmi.num_mem_chunks;
2801
2802 pool_size = num_units * round_up(unit_len, 4);
2803
2804 if (!pool_size)
2805 return -EINVAL;
2806
2807 ar->wmi.mem_chunks[idx].vaddr = dma_alloc_coherent(ar->dev,
2808 pool_size,
2809 &paddr,
2810 GFP_ATOMIC);
2811 if (!ar->wmi.mem_chunks[idx].vaddr) {
2812 ath10k_warn(ar, "failed to allocate memory chunk\n");
2813 return -ENOMEM;
2814 }
2815
2816 memset(ar->wmi.mem_chunks[idx].vaddr, 0, pool_size);
2817
2818 ar->wmi.mem_chunks[idx].paddr = paddr;
2819 ar->wmi.mem_chunks[idx].len = pool_size;
2820 ar->wmi.mem_chunks[idx].req_id = req_id;
2821 ar->wmi.num_mem_chunks++;
2822
2823 return 0;
2824 }
2825
2826 static int
2827 ath10k_wmi_main_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
2828 struct wmi_svc_rdy_ev_arg *arg)
2829 {
2830 struct wmi_service_ready_event *ev;
2831 size_t i, n;
2832
2833 if (skb->len < sizeof(*ev))
2834 return -EPROTO;
2835
2836 ev = (void *)skb->data;
2837 skb_pull(skb, sizeof(*ev));
2838 arg->min_tx_power = ev->hw_min_tx_power;
2839 arg->max_tx_power = ev->hw_max_tx_power;
2840 arg->ht_cap = ev->ht_cap_info;
2841 arg->vht_cap = ev->vht_cap_info;
2842 arg->sw_ver0 = ev->sw_version;
2843 arg->sw_ver1 = ev->sw_version_1;
2844 arg->phy_capab = ev->phy_capability;
2845 arg->num_rf_chains = ev->num_rf_chains;
2846 arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
2847 arg->num_mem_reqs = ev->num_mem_reqs;
2848 arg->service_map = ev->wmi_service_bitmap;
2849 arg->service_map_len = sizeof(ev->wmi_service_bitmap);
2850
2851 n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
2852 ARRAY_SIZE(arg->mem_reqs));
2853 for (i = 0; i < n; i++)
2854 arg->mem_reqs[i] = &ev->mem_reqs[i];
2855
2856 if (skb->len <
2857 __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
2858 return -EPROTO;
2859
2860 return 0;
2861 }
2862
2863 static int
2864 ath10k_wmi_10x_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
2865 struct wmi_svc_rdy_ev_arg *arg)
2866 {
2867 struct wmi_10x_service_ready_event *ev;
2868 int i, n;
2869
2870 if (skb->len < sizeof(*ev))
2871 return -EPROTO;
2872
2873 ev = (void *)skb->data;
2874 skb_pull(skb, sizeof(*ev));
2875 arg->min_tx_power = ev->hw_min_tx_power;
2876 arg->max_tx_power = ev->hw_max_tx_power;
2877 arg->ht_cap = ev->ht_cap_info;
2878 arg->vht_cap = ev->vht_cap_info;
2879 arg->sw_ver0 = ev->sw_version;
2880 arg->phy_capab = ev->phy_capability;
2881 arg->num_rf_chains = ev->num_rf_chains;
2882 arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
2883 arg->num_mem_reqs = ev->num_mem_reqs;
2884 arg->service_map = ev->wmi_service_bitmap;
2885 arg->service_map_len = sizeof(ev->wmi_service_bitmap);
2886
2887 n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
2888 ARRAY_SIZE(arg->mem_reqs));
2889 for (i = 0; i < n; i++)
2890 arg->mem_reqs[i] = &ev->mem_reqs[i];
2891
2892 if (skb->len <
2893 __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
2894 return -EPROTO;
2895
2896 return 0;
2897 }
2898
2899 void ath10k_wmi_event_service_ready(struct ath10k *ar, struct sk_buff *skb)
2900 {
2901 struct wmi_svc_rdy_ev_arg arg = {};
2902 u32 num_units, req_id, unit_size, num_mem_reqs, num_unit_info, i;
2903 int ret;
2904
2905 ret = ath10k_wmi_pull_svc_rdy(ar, skb, &arg);
2906 if (ret) {
2907 ath10k_warn(ar, "failed to parse service ready: %d\n", ret);
2908 return;
2909 }
2910
2911 memset(&ar->wmi.svc_map, 0, sizeof(ar->wmi.svc_map));
2912 ath10k_wmi_map_svc(ar, arg.service_map, ar->wmi.svc_map,
2913 arg.service_map_len);
2914
2915 ar->hw_min_tx_power = __le32_to_cpu(arg.min_tx_power);
2916 ar->hw_max_tx_power = __le32_to_cpu(arg.max_tx_power);
2917 ar->ht_cap_info = __le32_to_cpu(arg.ht_cap);
2918 ar->vht_cap_info = __le32_to_cpu(arg.vht_cap);
2919 ar->fw_version_major =
2920 (__le32_to_cpu(arg.sw_ver0) & 0xff000000) >> 24;
2921 ar->fw_version_minor = (__le32_to_cpu(arg.sw_ver0) & 0x00ffffff);
2922 ar->fw_version_release =
2923 (__le32_to_cpu(arg.sw_ver1) & 0xffff0000) >> 16;
2924 ar->fw_version_build = (__le32_to_cpu(arg.sw_ver1) & 0x0000ffff);
2925 ar->phy_capability = __le32_to_cpu(arg.phy_capab);
2926 ar->num_rf_chains = __le32_to_cpu(arg.num_rf_chains);
2927 ar->ath_common.regulatory.current_rd = __le32_to_cpu(arg.eeprom_rd);
2928
2929 ath10k_dbg_dump(ar, ATH10K_DBG_WMI, NULL, "wmi svc: ",
2930 arg.service_map, arg.service_map_len);
2931
2932 /* only manually set fw features when not using FW IE format */
2933 if (ar->fw_api == 1 && ar->fw_version_build > 636)
2934 set_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX, ar->fw_features);
2935
2936 if (ar->num_rf_chains > WMI_MAX_SPATIAL_STREAM) {
2937 ath10k_warn(ar, "hardware advertises support for more spatial streams than it should (%d > %d)\n",
2938 ar->num_rf_chains, WMI_MAX_SPATIAL_STREAM);
2939 ar->num_rf_chains = WMI_MAX_SPATIAL_STREAM;
2940 }
2941
2942 ar->supp_tx_chainmask = (1 << ar->num_rf_chains) - 1;
2943 ar->supp_rx_chainmask = (1 << ar->num_rf_chains) - 1;
2944
2945 if (strlen(ar->hw->wiphy->fw_version) == 0) {
2946 snprintf(ar->hw->wiphy->fw_version,
2947 sizeof(ar->hw->wiphy->fw_version),
2948 "%u.%u.%u.%u",
2949 ar->fw_version_major,
2950 ar->fw_version_minor,
2951 ar->fw_version_release,
2952 ar->fw_version_build);
2953 }
2954
2955 num_mem_reqs = __le32_to_cpu(arg.num_mem_reqs);
2956 if (num_mem_reqs > WMI_MAX_MEM_REQS) {
2957 ath10k_warn(ar, "requested memory chunks number (%d) exceeds the limit\n",
2958 num_mem_reqs);
2959 return;
2960 }
2961
2962 for (i = 0; i < num_mem_reqs; ++i) {
2963 req_id = __le32_to_cpu(arg.mem_reqs[i]->req_id);
2964 num_units = __le32_to_cpu(arg.mem_reqs[i]->num_units);
2965 unit_size = __le32_to_cpu(arg.mem_reqs[i]->unit_size);
2966 num_unit_info = __le32_to_cpu(arg.mem_reqs[i]->num_unit_info);
2967
2968 if (num_unit_info & NUM_UNITS_IS_NUM_PEERS)
2969 /* number of units to allocate is number of
2970 * peers, 1 extra for self peer on target */
2971 /* this needs to be tied, host and target
2972 * can get out of sync */
2973 num_units = TARGET_10X_NUM_PEERS + 1;
2974 else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS)
2975 num_units = TARGET_10X_NUM_VDEVS + 1;
2976
2977 ath10k_dbg(ar, ATH10K_DBG_WMI,
2978 "wmi mem_req_id %d num_units %d num_unit_info %d unit size %d actual units %d\n",
2979 req_id,
2980 __le32_to_cpu(arg.mem_reqs[i]->num_units),
2981 num_unit_info,
2982 unit_size,
2983 num_units);
2984
2985 ret = ath10k_wmi_alloc_host_mem(ar, req_id, num_units,
2986 unit_size);
2987 if (ret)
2988 return;
2989 }
2990
2991 ath10k_dbg(ar, ATH10K_DBG_WMI,
2992 "wmi event service ready min_tx_power 0x%08x max_tx_power 0x%08x ht_cap 0x%08x vht_cap 0x%08x sw_ver0 0x%08x sw_ver1 0x%08x fw_build 0x%08x phy_capab 0x%08x num_rf_chains 0x%08x eeprom_rd 0x%08x num_mem_reqs 0x%08x\n",
2993 __le32_to_cpu(arg.min_tx_power),
2994 __le32_to_cpu(arg.max_tx_power),
2995 __le32_to_cpu(arg.ht_cap),
2996 __le32_to_cpu(arg.vht_cap),
2997 __le32_to_cpu(arg.sw_ver0),
2998 __le32_to_cpu(arg.sw_ver1),
2999 __le32_to_cpu(arg.fw_build),
3000 __le32_to_cpu(arg.phy_capab),
3001 __le32_to_cpu(arg.num_rf_chains),
3002 __le32_to_cpu(arg.eeprom_rd),
3003 __le32_to_cpu(arg.num_mem_reqs));
3004
3005 complete(&ar->wmi.service_ready);
3006 }
3007
3008 static int ath10k_wmi_op_pull_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
3009 struct wmi_rdy_ev_arg *arg)
3010 {
3011 struct wmi_ready_event *ev = (void *)skb->data;
3012
3013 if (skb->len < sizeof(*ev))
3014 return -EPROTO;
3015
3016 skb_pull(skb, sizeof(*ev));
3017 arg->sw_version = ev->sw_version;
3018 arg->abi_version = ev->abi_version;
3019 arg->status = ev->status;
3020 arg->mac_addr = ev->mac_addr.addr;
3021
3022 return 0;
3023 }
3024
3025 int ath10k_wmi_event_ready(struct ath10k *ar, struct sk_buff *skb)
3026 {
3027 struct wmi_rdy_ev_arg arg = {};
3028 int ret;
3029
3030 ret = ath10k_wmi_pull_rdy(ar, skb, &arg);
3031 if (ret) {
3032 ath10k_warn(ar, "failed to parse ready event: %d\n", ret);
3033 return ret;
3034 }
3035
3036 ath10k_dbg(ar, ATH10K_DBG_WMI,
3037 "wmi event ready sw_version %u abi_version %u mac_addr %pM status %d\n",
3038 __le32_to_cpu(arg.sw_version),
3039 __le32_to_cpu(arg.abi_version),
3040 arg.mac_addr,
3041 __le32_to_cpu(arg.status));
3042
3043 ether_addr_copy(ar->mac_addr, arg.mac_addr);
3044 complete(&ar->wmi.unified_ready);
3045 return 0;
3046 }
3047
3048 static int ath10k_wmi_event_temperature(struct ath10k *ar, struct sk_buff *skb)
3049 {
3050 const struct wmi_pdev_temperature_event *ev;
3051
3052 ev = (struct wmi_pdev_temperature_event *)skb->data;
3053 if (WARN_ON(skb->len < sizeof(*ev)))
3054 return -EPROTO;
3055
3056 ath10k_thermal_event_temperature(ar, __le32_to_cpu(ev->temperature));
3057 return 0;
3058 }
3059
3060 static void ath10k_wmi_op_rx(struct ath10k *ar, struct sk_buff *skb)
3061 {
3062 struct wmi_cmd_hdr *cmd_hdr;
3063 enum wmi_event_id id;
3064
3065 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
3066 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
3067
3068 if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
3069 return;
3070
3071 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
3072
3073 switch (id) {
3074 case WMI_MGMT_RX_EVENTID:
3075 ath10k_wmi_event_mgmt_rx(ar, skb);
3076 /* mgmt_rx() owns the skb now! */
3077 return;
3078 case WMI_SCAN_EVENTID:
3079 ath10k_wmi_event_scan(ar, skb);
3080 break;
3081 case WMI_CHAN_INFO_EVENTID:
3082 ath10k_wmi_event_chan_info(ar, skb);
3083 break;
3084 case WMI_ECHO_EVENTID:
3085 ath10k_wmi_event_echo(ar, skb);
3086 break;
3087 case WMI_DEBUG_MESG_EVENTID:
3088 ath10k_wmi_event_debug_mesg(ar, skb);
3089 break;
3090 case WMI_UPDATE_STATS_EVENTID:
3091 ath10k_wmi_event_update_stats(ar, skb);
3092 break;
3093 case WMI_VDEV_START_RESP_EVENTID:
3094 ath10k_wmi_event_vdev_start_resp(ar, skb);
3095 break;
3096 case WMI_VDEV_STOPPED_EVENTID:
3097 ath10k_wmi_event_vdev_stopped(ar, skb);
3098 break;
3099 case WMI_PEER_STA_KICKOUT_EVENTID:
3100 ath10k_wmi_event_peer_sta_kickout(ar, skb);
3101 break;
3102 case WMI_HOST_SWBA_EVENTID:
3103 ath10k_wmi_event_host_swba(ar, skb);
3104 break;
3105 case WMI_TBTTOFFSET_UPDATE_EVENTID:
3106 ath10k_wmi_event_tbttoffset_update(ar, skb);
3107 break;
3108 case WMI_PHYERR_EVENTID:
3109 ath10k_wmi_event_phyerr(ar, skb);
3110 break;
3111 case WMI_ROAM_EVENTID:
3112 ath10k_wmi_event_roam(ar, skb);
3113 break;
3114 case WMI_PROFILE_MATCH:
3115 ath10k_wmi_event_profile_match(ar, skb);
3116 break;
3117 case WMI_DEBUG_PRINT_EVENTID:
3118 ath10k_wmi_event_debug_print(ar, skb);
3119 break;
3120 case WMI_PDEV_QVIT_EVENTID:
3121 ath10k_wmi_event_pdev_qvit(ar, skb);
3122 break;
3123 case WMI_WLAN_PROFILE_DATA_EVENTID:
3124 ath10k_wmi_event_wlan_profile_data(ar, skb);
3125 break;
3126 case WMI_RTT_MEASUREMENT_REPORT_EVENTID:
3127 ath10k_wmi_event_rtt_measurement_report(ar, skb);
3128 break;
3129 case WMI_TSF_MEASUREMENT_REPORT_EVENTID:
3130 ath10k_wmi_event_tsf_measurement_report(ar, skb);
3131 break;
3132 case WMI_RTT_ERROR_REPORT_EVENTID:
3133 ath10k_wmi_event_rtt_error_report(ar, skb);
3134 break;
3135 case WMI_WOW_WAKEUP_HOST_EVENTID:
3136 ath10k_wmi_event_wow_wakeup_host(ar, skb);
3137 break;
3138 case WMI_DCS_INTERFERENCE_EVENTID:
3139 ath10k_wmi_event_dcs_interference(ar, skb);
3140 break;
3141 case WMI_PDEV_TPC_CONFIG_EVENTID:
3142 ath10k_wmi_event_pdev_tpc_config(ar, skb);
3143 break;
3144 case WMI_PDEV_FTM_INTG_EVENTID:
3145 ath10k_wmi_event_pdev_ftm_intg(ar, skb);
3146 break;
3147 case WMI_GTK_OFFLOAD_STATUS_EVENTID:
3148 ath10k_wmi_event_gtk_offload_status(ar, skb);
3149 break;
3150 case WMI_GTK_REKEY_FAIL_EVENTID:
3151 ath10k_wmi_event_gtk_rekey_fail(ar, skb);
3152 break;
3153 case WMI_TX_DELBA_COMPLETE_EVENTID:
3154 ath10k_wmi_event_delba_complete(ar, skb);
3155 break;
3156 case WMI_TX_ADDBA_COMPLETE_EVENTID:
3157 ath10k_wmi_event_addba_complete(ar, skb);
3158 break;
3159 case WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID:
3160 ath10k_wmi_event_vdev_install_key_complete(ar, skb);
3161 break;
3162 case WMI_SERVICE_READY_EVENTID:
3163 ath10k_wmi_event_service_ready(ar, skb);
3164 break;
3165 case WMI_READY_EVENTID:
3166 ath10k_wmi_event_ready(ar, skb);
3167 break;
3168 default:
3169 ath10k_warn(ar, "Unknown eventid: %d\n", id);
3170 break;
3171 }
3172
3173 dev_kfree_skb(skb);
3174 }
3175
3176 static void ath10k_wmi_10_1_op_rx(struct ath10k *ar, struct sk_buff *skb)
3177 {
3178 struct wmi_cmd_hdr *cmd_hdr;
3179 enum wmi_10x_event_id id;
3180 bool consumed;
3181
3182 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
3183 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
3184
3185 if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
3186 return;
3187
3188 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
3189
3190 consumed = ath10k_tm_event_wmi(ar, id, skb);
3191
3192 /* Ready event must be handled normally also in UTF mode so that we
3193 * know the UTF firmware has booted, others we are just bypass WMI
3194 * events to testmode.
3195 */
3196 if (consumed && id != WMI_10X_READY_EVENTID) {
3197 ath10k_dbg(ar, ATH10K_DBG_WMI,
3198 "wmi testmode consumed 0x%x\n", id);
3199 goto out;
3200 }
3201
3202 switch (id) {
3203 case WMI_10X_MGMT_RX_EVENTID:
3204 ath10k_wmi_event_mgmt_rx(ar, skb);
3205 /* mgmt_rx() owns the skb now! */
3206 return;
3207 case WMI_10X_SCAN_EVENTID:
3208 ath10k_wmi_event_scan(ar, skb);
3209 break;
3210 case WMI_10X_CHAN_INFO_EVENTID:
3211 ath10k_wmi_event_chan_info(ar, skb);
3212 break;
3213 case WMI_10X_ECHO_EVENTID:
3214 ath10k_wmi_event_echo(ar, skb);
3215 break;
3216 case WMI_10X_DEBUG_MESG_EVENTID:
3217 ath10k_wmi_event_debug_mesg(ar, skb);
3218 break;
3219 case WMI_10X_UPDATE_STATS_EVENTID:
3220 ath10k_wmi_event_update_stats(ar, skb);
3221 break;
3222 case WMI_10X_VDEV_START_RESP_EVENTID:
3223 ath10k_wmi_event_vdev_start_resp(ar, skb);
3224 break;
3225 case WMI_10X_VDEV_STOPPED_EVENTID:
3226 ath10k_wmi_event_vdev_stopped(ar, skb);
3227 break;
3228 case WMI_10X_PEER_STA_KICKOUT_EVENTID:
3229 ath10k_wmi_event_peer_sta_kickout(ar, skb);
3230 break;
3231 case WMI_10X_HOST_SWBA_EVENTID:
3232 ath10k_wmi_event_host_swba(ar, skb);
3233 break;
3234 case WMI_10X_TBTTOFFSET_UPDATE_EVENTID:
3235 ath10k_wmi_event_tbttoffset_update(ar, skb);
3236 break;
3237 case WMI_10X_PHYERR_EVENTID:
3238 ath10k_wmi_event_phyerr(ar, skb);
3239 break;
3240 case WMI_10X_ROAM_EVENTID:
3241 ath10k_wmi_event_roam(ar, skb);
3242 break;
3243 case WMI_10X_PROFILE_MATCH:
3244 ath10k_wmi_event_profile_match(ar, skb);
3245 break;
3246 case WMI_10X_DEBUG_PRINT_EVENTID:
3247 ath10k_wmi_event_debug_print(ar, skb);
3248 break;
3249 case WMI_10X_PDEV_QVIT_EVENTID:
3250 ath10k_wmi_event_pdev_qvit(ar, skb);
3251 break;
3252 case WMI_10X_WLAN_PROFILE_DATA_EVENTID:
3253 ath10k_wmi_event_wlan_profile_data(ar, skb);
3254 break;
3255 case WMI_10X_RTT_MEASUREMENT_REPORT_EVENTID:
3256 ath10k_wmi_event_rtt_measurement_report(ar, skb);
3257 break;
3258 case WMI_10X_TSF_MEASUREMENT_REPORT_EVENTID:
3259 ath10k_wmi_event_tsf_measurement_report(ar, skb);
3260 break;
3261 case WMI_10X_RTT_ERROR_REPORT_EVENTID:
3262 ath10k_wmi_event_rtt_error_report(ar, skb);
3263 break;
3264 case WMI_10X_WOW_WAKEUP_HOST_EVENTID:
3265 ath10k_wmi_event_wow_wakeup_host(ar, skb);
3266 break;
3267 case WMI_10X_DCS_INTERFERENCE_EVENTID:
3268 ath10k_wmi_event_dcs_interference(ar, skb);
3269 break;
3270 case WMI_10X_PDEV_TPC_CONFIG_EVENTID:
3271 ath10k_wmi_event_pdev_tpc_config(ar, skb);
3272 break;
3273 case WMI_10X_INST_RSSI_STATS_EVENTID:
3274 ath10k_wmi_event_inst_rssi_stats(ar, skb);
3275 break;
3276 case WMI_10X_VDEV_STANDBY_REQ_EVENTID:
3277 ath10k_wmi_event_vdev_standby_req(ar, skb);
3278 break;
3279 case WMI_10X_VDEV_RESUME_REQ_EVENTID:
3280 ath10k_wmi_event_vdev_resume_req(ar, skb);
3281 break;
3282 case WMI_10X_SERVICE_READY_EVENTID:
3283 ath10k_wmi_event_service_ready(ar, skb);
3284 break;
3285 case WMI_10X_READY_EVENTID:
3286 ath10k_wmi_event_ready(ar, skb);
3287 break;
3288 case WMI_10X_PDEV_UTF_EVENTID:
3289 /* ignore utf events */
3290 break;
3291 default:
3292 ath10k_warn(ar, "Unknown eventid: %d\n", id);
3293 break;
3294 }
3295
3296 out:
3297 dev_kfree_skb(skb);
3298 }
3299
3300 static void ath10k_wmi_10_2_op_rx(struct ath10k *ar, struct sk_buff *skb)
3301 {
3302 struct wmi_cmd_hdr *cmd_hdr;
3303 enum wmi_10_2_event_id id;
3304
3305 cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
3306 id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
3307
3308 if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
3309 return;
3310
3311 trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
3312
3313 switch (id) {
3314 case WMI_10_2_MGMT_RX_EVENTID:
3315 ath10k_wmi_event_mgmt_rx(ar, skb);
3316 /* mgmt_rx() owns the skb now! */
3317 return;
3318 case WMI_10_2_SCAN_EVENTID:
3319 ath10k_wmi_event_scan(ar, skb);
3320 break;
3321 case WMI_10_2_CHAN_INFO_EVENTID:
3322 ath10k_wmi_event_chan_info(ar, skb);
3323 break;
3324 case WMI_10_2_ECHO_EVENTID:
3325 ath10k_wmi_event_echo(ar, skb);
3326 break;
3327 case WMI_10_2_DEBUG_MESG_EVENTID:
3328 ath10k_wmi_event_debug_mesg(ar, skb);
3329 break;
3330 case WMI_10_2_UPDATE_STATS_EVENTID:
3331 ath10k_wmi_event_update_stats(ar, skb);
3332 break;
3333 case WMI_10_2_VDEV_START_RESP_EVENTID:
3334 ath10k_wmi_event_vdev_start_resp(ar, skb);
3335 break;
3336 case WMI_10_2_VDEV_STOPPED_EVENTID:
3337 ath10k_wmi_event_vdev_stopped(ar, skb);
3338 break;
3339 case WMI_10_2_PEER_STA_KICKOUT_EVENTID:
3340 ath10k_wmi_event_peer_sta_kickout(ar, skb);
3341 break;
3342 case WMI_10_2_HOST_SWBA_EVENTID:
3343 ath10k_wmi_event_host_swba(ar, skb);
3344 break;
3345 case WMI_10_2_TBTTOFFSET_UPDATE_EVENTID:
3346 ath10k_wmi_event_tbttoffset_update(ar, skb);
3347 break;
3348 case WMI_10_2_PHYERR_EVENTID:
3349 ath10k_wmi_event_phyerr(ar, skb);
3350 break;
3351 case WMI_10_2_ROAM_EVENTID:
3352 ath10k_wmi_event_roam(ar, skb);
3353 break;
3354 case WMI_10_2_PROFILE_MATCH:
3355 ath10k_wmi_event_profile_match(ar, skb);
3356 break;
3357 case WMI_10_2_DEBUG_PRINT_EVENTID:
3358 ath10k_wmi_event_debug_print(ar, skb);
3359 break;
3360 case WMI_10_2_PDEV_QVIT_EVENTID:
3361 ath10k_wmi_event_pdev_qvit(ar, skb);
3362 break;
3363 case WMI_10_2_WLAN_PROFILE_DATA_EVENTID:
3364 ath10k_wmi_event_wlan_profile_data(ar, skb);
3365 break;
3366 case WMI_10_2_RTT_MEASUREMENT_REPORT_EVENTID:
3367 ath10k_wmi_event_rtt_measurement_report(ar, skb);
3368 break;
3369 case WMI_10_2_TSF_MEASUREMENT_REPORT_EVENTID:
3370 ath10k_wmi_event_tsf_measurement_report(ar, skb);
3371 break;
3372 case WMI_10_2_RTT_ERROR_REPORT_EVENTID:
3373 ath10k_wmi_event_rtt_error_report(ar, skb);
3374 break;
3375 case WMI_10_2_WOW_WAKEUP_HOST_EVENTID:
3376 ath10k_wmi_event_wow_wakeup_host(ar, skb);
3377 break;
3378 case WMI_10_2_DCS_INTERFERENCE_EVENTID:
3379 ath10k_wmi_event_dcs_interference(ar, skb);
3380 break;
3381 case WMI_10_2_PDEV_TPC_CONFIG_EVENTID:
3382 ath10k_wmi_event_pdev_tpc_config(ar, skb);
3383 break;
3384 case WMI_10_2_INST_RSSI_STATS_EVENTID:
3385 ath10k_wmi_event_inst_rssi_stats(ar, skb);
3386 break;
3387 case WMI_10_2_VDEV_STANDBY_REQ_EVENTID:
3388 ath10k_wmi_event_vdev_standby_req(ar, skb);
3389 break;
3390 case WMI_10_2_VDEV_RESUME_REQ_EVENTID:
3391 ath10k_wmi_event_vdev_resume_req(ar, skb);
3392 break;
3393 case WMI_10_2_SERVICE_READY_EVENTID:
3394 ath10k_wmi_event_service_ready(ar, skb);
3395 break;
3396 case WMI_10_2_READY_EVENTID:
3397 ath10k_wmi_event_ready(ar, skb);
3398 break;
3399 case WMI_10_2_PDEV_TEMPERATURE_EVENTID:
3400 ath10k_wmi_event_temperature(ar, skb);
3401 break;
3402 case WMI_10_2_RTT_KEEPALIVE_EVENTID:
3403 case WMI_10_2_GPIO_INPUT_EVENTID:
3404 case WMI_10_2_PEER_RATECODE_LIST_EVENTID:
3405 case WMI_10_2_GENERIC_BUFFER_EVENTID:
3406 case WMI_10_2_MCAST_BUF_RELEASE_EVENTID:
3407 case WMI_10_2_MCAST_LIST_AGEOUT_EVENTID:
3408 case WMI_10_2_WDS_PEER_EVENTID:
3409 ath10k_dbg(ar, ATH10K_DBG_WMI,
3410 "received event id %d not implemented\n", id);
3411 break;
3412 default:
3413 ath10k_warn(ar, "Unknown eventid: %d\n", id);
3414 break;
3415 }
3416
3417 dev_kfree_skb(skb);
3418 }
3419
3420 static void ath10k_wmi_process_rx(struct ath10k *ar, struct sk_buff *skb)
3421 {
3422 int ret;
3423
3424 ret = ath10k_wmi_rx(ar, skb);
3425 if (ret)
3426 ath10k_warn(ar, "failed to process wmi rx: %d\n", ret);
3427 }
3428
3429 int ath10k_wmi_connect(struct ath10k *ar)
3430 {
3431 int status;
3432 struct ath10k_htc_svc_conn_req conn_req;
3433 struct ath10k_htc_svc_conn_resp conn_resp;
3434
3435 memset(&conn_req, 0, sizeof(conn_req));
3436 memset(&conn_resp, 0, sizeof(conn_resp));
3437
3438 /* these fields are the same for all service endpoints */
3439 conn_req.ep_ops.ep_tx_complete = ath10k_wmi_htc_tx_complete;
3440 conn_req.ep_ops.ep_rx_complete = ath10k_wmi_process_rx;
3441 conn_req.ep_ops.ep_tx_credits = ath10k_wmi_op_ep_tx_credits;
3442
3443 /* connect to control service */
3444 conn_req.service_id = ATH10K_HTC_SVC_ID_WMI_CONTROL;
3445
3446 status = ath10k_htc_connect_service(&ar->htc, &conn_req, &conn_resp);
3447 if (status) {
3448 ath10k_warn(ar, "failed to connect to WMI CONTROL service status: %d\n",
3449 status);
3450 return status;
3451 }
3452
3453 ar->wmi.eid = conn_resp.eid;
3454 return 0;
3455 }
3456
3457 static struct sk_buff *
3458 ath10k_wmi_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16 rd5g,
3459 u16 ctl2g, u16 ctl5g,
3460 enum wmi_dfs_region dfs_reg)
3461 {
3462 struct wmi_pdev_set_regdomain_cmd *cmd;
3463 struct sk_buff *skb;
3464
3465 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
3466 if (!skb)
3467 return ERR_PTR(-ENOMEM);
3468
3469 cmd = (struct wmi_pdev_set_regdomain_cmd *)skb->data;
3470 cmd->reg_domain = __cpu_to_le32(rd);
3471 cmd->reg_domain_2G = __cpu_to_le32(rd2g);
3472 cmd->reg_domain_5G = __cpu_to_le32(rd5g);
3473 cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
3474 cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
3475
3476 ath10k_dbg(ar, ATH10K_DBG_WMI,
3477 "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x\n",
3478 rd, rd2g, rd5g, ctl2g, ctl5g);
3479 return skb;
3480 }
3481
3482 static struct sk_buff *
3483 ath10k_wmi_10x_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16
3484 rd5g, u16 ctl2g, u16 ctl5g,
3485 enum wmi_dfs_region dfs_reg)
3486 {
3487 struct wmi_pdev_set_regdomain_cmd_10x *cmd;
3488 struct sk_buff *skb;
3489
3490 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
3491 if (!skb)
3492 return ERR_PTR(-ENOMEM);
3493
3494 cmd = (struct wmi_pdev_set_regdomain_cmd_10x *)skb->data;
3495 cmd->reg_domain = __cpu_to_le32(rd);
3496 cmd->reg_domain_2G = __cpu_to_le32(rd2g);
3497 cmd->reg_domain_5G = __cpu_to_le32(rd5g);
3498 cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
3499 cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
3500 cmd->dfs_domain = __cpu_to_le32(dfs_reg);
3501
3502 ath10k_dbg(ar, ATH10K_DBG_WMI,
3503 "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x dfs_region %x\n",
3504 rd, rd2g, rd5g, ctl2g, ctl5g, dfs_reg);
3505 return skb;
3506 }
3507
3508 static struct sk_buff *
3509 ath10k_wmi_op_gen_pdev_suspend(struct ath10k *ar, u32 suspend_opt)
3510 {
3511 struct wmi_pdev_suspend_cmd *cmd;
3512 struct sk_buff *skb;
3513
3514 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
3515 if (!skb)
3516 return ERR_PTR(-ENOMEM);
3517
3518 cmd = (struct wmi_pdev_suspend_cmd *)skb->data;
3519 cmd->suspend_opt = __cpu_to_le32(suspend_opt);
3520
3521 return skb;
3522 }
3523
3524 static struct sk_buff *
3525 ath10k_wmi_op_gen_pdev_resume(struct ath10k *ar)
3526 {
3527 struct sk_buff *skb;
3528
3529 skb = ath10k_wmi_alloc_skb(ar, 0);
3530 if (!skb)
3531 return ERR_PTR(-ENOMEM);
3532
3533 return skb;
3534 }
3535
3536 static struct sk_buff *
3537 ath10k_wmi_op_gen_pdev_set_param(struct ath10k *ar, u32 id, u32 value)
3538 {
3539 struct wmi_pdev_set_param_cmd *cmd;
3540 struct sk_buff *skb;
3541
3542 if (id == WMI_PDEV_PARAM_UNSUPPORTED) {
3543 ath10k_warn(ar, "pdev param %d not supported by firmware\n",
3544 id);
3545 return ERR_PTR(-EOPNOTSUPP);
3546 }
3547
3548 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
3549 if (!skb)
3550 return ERR_PTR(-ENOMEM);
3551
3552 cmd = (struct wmi_pdev_set_param_cmd *)skb->data;
3553 cmd->param_id = __cpu_to_le32(id);
3554 cmd->param_value = __cpu_to_le32(value);
3555
3556 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set param %d value %d\n",
3557 id, value);
3558 return skb;
3559 }
3560
3561 void ath10k_wmi_put_host_mem_chunks(struct ath10k *ar,
3562 struct wmi_host_mem_chunks *chunks)
3563 {
3564 struct host_memory_chunk *chunk;
3565 int i;
3566
3567 chunks->count = __cpu_to_le32(ar->wmi.num_mem_chunks);
3568
3569 for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
3570 chunk = &chunks->items[i];
3571 chunk->ptr = __cpu_to_le32(ar->wmi.mem_chunks[i].paddr);
3572 chunk->size = __cpu_to_le32(ar->wmi.mem_chunks[i].len);
3573 chunk->req_id = __cpu_to_le32(ar->wmi.mem_chunks[i].req_id);
3574
3575 ath10k_dbg(ar, ATH10K_DBG_WMI,
3576 "wmi chunk %d len %d requested, addr 0x%llx\n",
3577 i,
3578 ar->wmi.mem_chunks[i].len,
3579 (unsigned long long)ar->wmi.mem_chunks[i].paddr);
3580 }
3581 }
3582
3583 static struct sk_buff *ath10k_wmi_op_gen_init(struct ath10k *ar)
3584 {
3585 struct wmi_init_cmd *cmd;
3586 struct sk_buff *buf;
3587 struct wmi_resource_config config = {};
3588 u32 len, val;
3589
3590 config.num_vdevs = __cpu_to_le32(TARGET_NUM_VDEVS);
3591 config.num_peers = __cpu_to_le32(TARGET_NUM_PEERS);
3592 config.num_offload_peers = __cpu_to_le32(TARGET_NUM_OFFLOAD_PEERS);
3593
3594 config.num_offload_reorder_bufs =
3595 __cpu_to_le32(TARGET_NUM_OFFLOAD_REORDER_BUFS);
3596
3597 config.num_peer_keys = __cpu_to_le32(TARGET_NUM_PEER_KEYS);
3598 config.num_tids = __cpu_to_le32(TARGET_NUM_TIDS);
3599 config.ast_skid_limit = __cpu_to_le32(TARGET_AST_SKID_LIMIT);
3600 config.tx_chain_mask = __cpu_to_le32(TARGET_TX_CHAIN_MASK);
3601 config.rx_chain_mask = __cpu_to_le32(TARGET_RX_CHAIN_MASK);
3602 config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
3603 config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
3604 config.rx_timeout_pri_be = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
3605 config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_RX_TIMEOUT_HI_PRI);
3606 config.rx_decap_mode = __cpu_to_le32(TARGET_RX_DECAP_MODE);
3607
3608 config.scan_max_pending_reqs =
3609 __cpu_to_le32(TARGET_SCAN_MAX_PENDING_REQS);
3610
3611 config.bmiss_offload_max_vdev =
3612 __cpu_to_le32(TARGET_BMISS_OFFLOAD_MAX_VDEV);
3613
3614 config.roam_offload_max_vdev =
3615 __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_VDEV);
3616
3617 config.roam_offload_max_ap_profiles =
3618 __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES);
3619
3620 config.num_mcast_groups = __cpu_to_le32(TARGET_NUM_MCAST_GROUPS);
3621 config.num_mcast_table_elems =
3622 __cpu_to_le32(TARGET_NUM_MCAST_TABLE_ELEMS);
3623
3624 config.mcast2ucast_mode = __cpu_to_le32(TARGET_MCAST2UCAST_MODE);
3625 config.tx_dbg_log_size = __cpu_to_le32(TARGET_TX_DBG_LOG_SIZE);
3626 config.num_wds_entries = __cpu_to_le32(TARGET_NUM_WDS_ENTRIES);
3627 config.dma_burst_size = __cpu_to_le32(TARGET_DMA_BURST_SIZE);
3628 config.mac_aggr_delim = __cpu_to_le32(TARGET_MAC_AGGR_DELIM);
3629
3630 val = TARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
3631 config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
3632
3633 config.vow_config = __cpu_to_le32(TARGET_VOW_CONFIG);
3634
3635 config.gtk_offload_max_vdev =
3636 __cpu_to_le32(TARGET_GTK_OFFLOAD_MAX_VDEV);
3637
3638 config.num_msdu_desc = __cpu_to_le32(TARGET_NUM_MSDU_DESC);
3639 config.max_frag_entries = __cpu_to_le32(TARGET_MAX_FRAG_ENTRIES);
3640
3641 len = sizeof(*cmd) +
3642 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
3643
3644 buf = ath10k_wmi_alloc_skb(ar, len);
3645 if (!buf)
3646 return ERR_PTR(-ENOMEM);
3647
3648 cmd = (struct wmi_init_cmd *)buf->data;
3649
3650 memcpy(&cmd->resource_config, &config, sizeof(config));
3651 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
3652
3653 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init\n");
3654 return buf;
3655 }
3656
3657 static struct sk_buff *ath10k_wmi_10_1_op_gen_init(struct ath10k *ar)
3658 {
3659 struct wmi_init_cmd_10x *cmd;
3660 struct sk_buff *buf;
3661 struct wmi_resource_config_10x config = {};
3662 u32 len, val;
3663
3664 config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
3665 config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
3666 config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
3667 config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
3668 config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
3669 config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
3670 config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
3671 config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
3672 config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
3673 config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
3674 config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
3675 config.rx_decap_mode = __cpu_to_le32(TARGET_10X_RX_DECAP_MODE);
3676
3677 config.scan_max_pending_reqs =
3678 __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
3679
3680 config.bmiss_offload_max_vdev =
3681 __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
3682
3683 config.roam_offload_max_vdev =
3684 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
3685
3686 config.roam_offload_max_ap_profiles =
3687 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
3688
3689 config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
3690 config.num_mcast_table_elems =
3691 __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
3692
3693 config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
3694 config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
3695 config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
3696 config.dma_burst_size = __cpu_to_le32(TARGET_10X_DMA_BURST_SIZE);
3697 config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
3698
3699 val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
3700 config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
3701
3702 config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
3703
3704 config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
3705 config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
3706
3707 len = sizeof(*cmd) +
3708 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
3709
3710 buf = ath10k_wmi_alloc_skb(ar, len);
3711 if (!buf)
3712 return ERR_PTR(-ENOMEM);
3713
3714 cmd = (struct wmi_init_cmd_10x *)buf->data;
3715
3716 memcpy(&cmd->resource_config, &config, sizeof(config));
3717 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
3718
3719 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10x\n");
3720 return buf;
3721 }
3722
3723 static struct sk_buff *ath10k_wmi_10_2_op_gen_init(struct ath10k *ar)
3724 {
3725 struct wmi_init_cmd_10_2 *cmd;
3726 struct sk_buff *buf;
3727 struct wmi_resource_config_10x config = {};
3728 u32 len, val, features;
3729
3730 config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
3731 config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
3732 config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
3733 config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
3734 config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
3735 config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
3736 config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
3737 config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
3738 config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
3739 config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
3740 config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
3741 config.rx_decap_mode = __cpu_to_le32(TARGET_10X_RX_DECAP_MODE);
3742
3743 config.scan_max_pending_reqs =
3744 __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
3745
3746 config.bmiss_offload_max_vdev =
3747 __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
3748
3749 config.roam_offload_max_vdev =
3750 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
3751
3752 config.roam_offload_max_ap_profiles =
3753 __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
3754
3755 config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
3756 config.num_mcast_table_elems =
3757 __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
3758
3759 config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
3760 config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
3761 config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
3762 config.dma_burst_size = __cpu_to_le32(TARGET_10_2_DMA_BURST_SIZE);
3763 config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
3764
3765 val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
3766 config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
3767
3768 config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
3769
3770 config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
3771 config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
3772
3773 len = sizeof(*cmd) +
3774 (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
3775
3776 buf = ath10k_wmi_alloc_skb(ar, len);
3777 if (!buf)
3778 return ERR_PTR(-ENOMEM);
3779
3780 cmd = (struct wmi_init_cmd_10_2 *)buf->data;
3781
3782 features = WMI_10_2_RX_BATCH_MODE;
3783 cmd->resource_config.feature_mask = __cpu_to_le32(features);
3784
3785 memcpy(&cmd->resource_config.common, &config, sizeof(config));
3786 ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
3787
3788 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.2\n");
3789 return buf;
3790 }
3791
3792 int ath10k_wmi_start_scan_verify(const struct wmi_start_scan_arg *arg)
3793 {
3794 if (arg->ie_len && !arg->ie)
3795 return -EINVAL;
3796 if (arg->n_channels && !arg->channels)
3797 return -EINVAL;
3798 if (arg->n_ssids && !arg->ssids)
3799 return -EINVAL;
3800 if (arg->n_bssids && !arg->bssids)
3801 return -EINVAL;
3802
3803 if (arg->ie_len > WLAN_SCAN_PARAMS_MAX_IE_LEN)
3804 return -EINVAL;
3805 if (arg->n_channels > ARRAY_SIZE(arg->channels))
3806 return -EINVAL;
3807 if (arg->n_ssids > WLAN_SCAN_PARAMS_MAX_SSID)
3808 return -EINVAL;
3809 if (arg->n_bssids > WLAN_SCAN_PARAMS_MAX_BSSID)
3810 return -EINVAL;
3811
3812 return 0;
3813 }
3814
3815 static size_t
3816 ath10k_wmi_start_scan_tlvs_len(const struct wmi_start_scan_arg *arg)
3817 {
3818 int len = 0;
3819
3820 if (arg->ie_len) {
3821 len += sizeof(struct wmi_ie_data);
3822 len += roundup(arg->ie_len, 4);
3823 }
3824
3825 if (arg->n_channels) {
3826 len += sizeof(struct wmi_chan_list);
3827 len += sizeof(__le32) * arg->n_channels;
3828 }
3829
3830 if (arg->n_ssids) {
3831 len += sizeof(struct wmi_ssid_list);
3832 len += sizeof(struct wmi_ssid) * arg->n_ssids;
3833 }
3834
3835 if (arg->n_bssids) {
3836 len += sizeof(struct wmi_bssid_list);
3837 len += sizeof(struct wmi_mac_addr) * arg->n_bssids;
3838 }
3839
3840 return len;
3841 }
3842
3843 void ath10k_wmi_put_start_scan_common(struct wmi_start_scan_common *cmn,
3844 const struct wmi_start_scan_arg *arg)
3845 {
3846 u32 scan_id;
3847 u32 scan_req_id;
3848
3849 scan_id = WMI_HOST_SCAN_REQ_ID_PREFIX;
3850 scan_id |= arg->scan_id;
3851
3852 scan_req_id = WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
3853 scan_req_id |= arg->scan_req_id;
3854
3855 cmn->scan_id = __cpu_to_le32(scan_id);
3856 cmn->scan_req_id = __cpu_to_le32(scan_req_id);
3857 cmn->vdev_id = __cpu_to_le32(arg->vdev_id);
3858 cmn->scan_priority = __cpu_to_le32(arg->scan_priority);
3859 cmn->notify_scan_events = __cpu_to_le32(arg->notify_scan_events);
3860 cmn->dwell_time_active = __cpu_to_le32(arg->dwell_time_active);
3861 cmn->dwell_time_passive = __cpu_to_le32(arg->dwell_time_passive);
3862 cmn->min_rest_time = __cpu_to_le32(arg->min_rest_time);
3863 cmn->max_rest_time = __cpu_to_le32(arg->max_rest_time);
3864 cmn->repeat_probe_time = __cpu_to_le32(arg->repeat_probe_time);
3865 cmn->probe_spacing_time = __cpu_to_le32(arg->probe_spacing_time);
3866 cmn->idle_time = __cpu_to_le32(arg->idle_time);
3867 cmn->max_scan_time = __cpu_to_le32(arg->max_scan_time);
3868 cmn->probe_delay = __cpu_to_le32(arg->probe_delay);
3869 cmn->scan_ctrl_flags = __cpu_to_le32(arg->scan_ctrl_flags);
3870 }
3871
3872 static void
3873 ath10k_wmi_put_start_scan_tlvs(struct wmi_start_scan_tlvs *tlvs,
3874 const struct wmi_start_scan_arg *arg)
3875 {
3876 struct wmi_ie_data *ie;
3877 struct wmi_chan_list *channels;
3878 struct wmi_ssid_list *ssids;
3879 struct wmi_bssid_list *bssids;
3880 void *ptr = tlvs->tlvs;
3881 int i;
3882
3883 if (arg->n_channels) {
3884 channels = ptr;
3885 channels->tag = __cpu_to_le32(WMI_CHAN_LIST_TAG);
3886 channels->num_chan = __cpu_to_le32(arg->n_channels);
3887
3888 for (i = 0; i < arg->n_channels; i++)
3889 channels->channel_list[i].freq =
3890 __cpu_to_le16(arg->channels[i]);
3891
3892 ptr += sizeof(*channels);
3893 ptr += sizeof(__le32) * arg->n_channels;
3894 }
3895
3896 if (arg->n_ssids) {
3897 ssids = ptr;
3898 ssids->tag = __cpu_to_le32(WMI_SSID_LIST_TAG);
3899 ssids->num_ssids = __cpu_to_le32(arg->n_ssids);
3900
3901 for (i = 0; i < arg->n_ssids; i++) {
3902 ssids->ssids[i].ssid_len =
3903 __cpu_to_le32(arg->ssids[i].len);
3904 memcpy(&ssids->ssids[i].ssid,
3905 arg->ssids[i].ssid,
3906 arg->ssids[i].len);
3907 }
3908
3909 ptr += sizeof(*ssids);
3910 ptr += sizeof(struct wmi_ssid) * arg->n_ssids;
3911 }
3912
3913 if (arg->n_bssids) {
3914 bssids = ptr;
3915 bssids->tag = __cpu_to_le32(WMI_BSSID_LIST_TAG);
3916 bssids->num_bssid = __cpu_to_le32(arg->n_bssids);
3917
3918 for (i = 0; i < arg->n_bssids; i++)
3919 memcpy(&bssids->bssid_list[i],
3920 arg->bssids[i].bssid,
3921 ETH_ALEN);
3922
3923 ptr += sizeof(*bssids);
3924 ptr += sizeof(struct wmi_mac_addr) * arg->n_bssids;
3925 }
3926
3927 if (arg->ie_len) {
3928 ie = ptr;
3929 ie->tag = __cpu_to_le32(WMI_IE_TAG);
3930 ie->ie_len = __cpu_to_le32(arg->ie_len);
3931 memcpy(ie->ie_data, arg->ie, arg->ie_len);
3932
3933 ptr += sizeof(*ie);
3934 ptr += roundup(arg->ie_len, 4);
3935 }
3936 }
3937
3938 static struct sk_buff *
3939 ath10k_wmi_op_gen_start_scan(struct ath10k *ar,
3940 const struct wmi_start_scan_arg *arg)
3941 {
3942 struct wmi_start_scan_cmd *cmd;
3943 struct sk_buff *skb;
3944 size_t len;
3945 int ret;
3946
3947 ret = ath10k_wmi_start_scan_verify(arg);
3948 if (ret)
3949 return ERR_PTR(ret);
3950
3951 len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
3952 skb = ath10k_wmi_alloc_skb(ar, len);
3953 if (!skb)
3954 return ERR_PTR(-ENOMEM);
3955
3956 cmd = (struct wmi_start_scan_cmd *)skb->data;
3957
3958 ath10k_wmi_put_start_scan_common(&cmd->common, arg);
3959 ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
3960
3961 cmd->burst_duration_ms = __cpu_to_le32(0);
3962
3963 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi start scan\n");
3964 return skb;
3965 }
3966
3967 static struct sk_buff *
3968 ath10k_wmi_10x_op_gen_start_scan(struct ath10k *ar,
3969 const struct wmi_start_scan_arg *arg)
3970 {
3971 struct wmi_10x_start_scan_cmd *cmd;
3972 struct sk_buff *skb;
3973 size_t len;
3974 int ret;
3975
3976 ret = ath10k_wmi_start_scan_verify(arg);
3977 if (ret)
3978 return ERR_PTR(ret);
3979
3980 len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
3981 skb = ath10k_wmi_alloc_skb(ar, len);
3982 if (!skb)
3983 return ERR_PTR(-ENOMEM);
3984
3985 cmd = (struct wmi_10x_start_scan_cmd *)skb->data;
3986
3987 ath10k_wmi_put_start_scan_common(&cmd->common, arg);
3988 ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
3989
3990 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi 10x start scan\n");
3991 return skb;
3992 }
3993
3994 void ath10k_wmi_start_scan_init(struct ath10k *ar,
3995 struct wmi_start_scan_arg *arg)
3996 {
3997 /* setup commonly used values */
3998 arg->scan_req_id = 1;
3999 arg->scan_priority = WMI_SCAN_PRIORITY_LOW;
4000 arg->dwell_time_active = 50;
4001 arg->dwell_time_passive = 150;
4002 arg->min_rest_time = 50;
4003 arg->max_rest_time = 500;
4004 arg->repeat_probe_time = 0;
4005 arg->probe_spacing_time = 0;
4006 arg->idle_time = 0;
4007 arg->max_scan_time = 20000;
4008 arg->probe_delay = 5;
4009 arg->notify_scan_events = WMI_SCAN_EVENT_STARTED
4010 | WMI_SCAN_EVENT_COMPLETED
4011 | WMI_SCAN_EVENT_BSS_CHANNEL
4012 | WMI_SCAN_EVENT_FOREIGN_CHANNEL
4013 | WMI_SCAN_EVENT_DEQUEUED;
4014 arg->scan_ctrl_flags |= WMI_SCAN_ADD_OFDM_RATES;
4015 arg->scan_ctrl_flags |= WMI_SCAN_CHAN_STAT_EVENT;
4016 arg->n_bssids = 1;
4017 arg->bssids[0].bssid = "\xFF\xFF\xFF\xFF\xFF\xFF";
4018 }
4019
4020 static struct sk_buff *
4021 ath10k_wmi_op_gen_stop_scan(struct ath10k *ar,
4022 const struct wmi_stop_scan_arg *arg)
4023 {
4024 struct wmi_stop_scan_cmd *cmd;
4025 struct sk_buff *skb;
4026 u32 scan_id;
4027 u32 req_id;
4028
4029 if (arg->req_id > 0xFFF)
4030 return ERR_PTR(-EINVAL);
4031 if (arg->req_type == WMI_SCAN_STOP_ONE && arg->u.scan_id > 0xFFF)
4032 return ERR_PTR(-EINVAL);
4033
4034 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4035 if (!skb)
4036 return ERR_PTR(-ENOMEM);
4037
4038 scan_id = arg->u.scan_id;
4039 scan_id |= WMI_HOST_SCAN_REQ_ID_PREFIX;
4040
4041 req_id = arg->req_id;
4042 req_id |= WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
4043
4044 cmd = (struct wmi_stop_scan_cmd *)skb->data;
4045 cmd->req_type = __cpu_to_le32(arg->req_type);
4046 cmd->vdev_id = __cpu_to_le32(arg->u.vdev_id);
4047 cmd->scan_id = __cpu_to_le32(scan_id);
4048 cmd->scan_req_id = __cpu_to_le32(req_id);
4049
4050 ath10k_dbg(ar, ATH10K_DBG_WMI,
4051 "wmi stop scan reqid %d req_type %d vdev/scan_id %d\n",
4052 arg->req_id, arg->req_type, arg->u.scan_id);
4053 return skb;
4054 }
4055
4056 static struct sk_buff *
4057 ath10k_wmi_op_gen_vdev_create(struct ath10k *ar, u32 vdev_id,
4058 enum wmi_vdev_type type,
4059 enum wmi_vdev_subtype subtype,
4060 const u8 macaddr[ETH_ALEN])
4061 {
4062 struct wmi_vdev_create_cmd *cmd;
4063 struct sk_buff *skb;
4064
4065 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4066 if (!skb)
4067 return ERR_PTR(-ENOMEM);
4068
4069 cmd = (struct wmi_vdev_create_cmd *)skb->data;
4070 cmd->vdev_id = __cpu_to_le32(vdev_id);
4071 cmd->vdev_type = __cpu_to_le32(type);
4072 cmd->vdev_subtype = __cpu_to_le32(subtype);
4073 ether_addr_copy(cmd->vdev_macaddr.addr, macaddr);
4074
4075 ath10k_dbg(ar, ATH10K_DBG_WMI,
4076 "WMI vdev create: id %d type %d subtype %d macaddr %pM\n",
4077 vdev_id, type, subtype, macaddr);
4078 return skb;
4079 }
4080
4081 static struct sk_buff *
4082 ath10k_wmi_op_gen_vdev_delete(struct ath10k *ar, u32 vdev_id)
4083 {
4084 struct wmi_vdev_delete_cmd *cmd;
4085 struct sk_buff *skb;
4086
4087 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4088 if (!skb)
4089 return ERR_PTR(-ENOMEM);
4090
4091 cmd = (struct wmi_vdev_delete_cmd *)skb->data;
4092 cmd->vdev_id = __cpu_to_le32(vdev_id);
4093
4094 ath10k_dbg(ar, ATH10K_DBG_WMI,
4095 "WMI vdev delete id %d\n", vdev_id);
4096 return skb;
4097 }
4098
4099 static struct sk_buff *
4100 ath10k_wmi_op_gen_vdev_start(struct ath10k *ar,
4101 const struct wmi_vdev_start_request_arg *arg,
4102 bool restart)
4103 {
4104 struct wmi_vdev_start_request_cmd *cmd;
4105 struct sk_buff *skb;
4106 const char *cmdname;
4107 u32 flags = 0;
4108
4109 if (WARN_ON(arg->ssid && arg->ssid_len == 0))
4110 return ERR_PTR(-EINVAL);
4111 if (WARN_ON(arg->hidden_ssid && !arg->ssid))
4112 return ERR_PTR(-EINVAL);
4113 if (WARN_ON(arg->ssid_len > sizeof(cmd->ssid.ssid)))
4114 return ERR_PTR(-EINVAL);
4115
4116 if (restart)
4117 cmdname = "restart";
4118 else
4119 cmdname = "start";
4120
4121 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4122 if (!skb)
4123 return ERR_PTR(-ENOMEM);
4124
4125 if (arg->hidden_ssid)
4126 flags |= WMI_VDEV_START_HIDDEN_SSID;
4127 if (arg->pmf_enabled)
4128 flags |= WMI_VDEV_START_PMF_ENABLED;
4129
4130 cmd = (struct wmi_vdev_start_request_cmd *)skb->data;
4131 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
4132 cmd->disable_hw_ack = __cpu_to_le32(arg->disable_hw_ack);
4133 cmd->beacon_interval = __cpu_to_le32(arg->bcn_intval);
4134 cmd->dtim_period = __cpu_to_le32(arg->dtim_period);
4135 cmd->flags = __cpu_to_le32(flags);
4136 cmd->bcn_tx_rate = __cpu_to_le32(arg->bcn_tx_rate);
4137 cmd->bcn_tx_power = __cpu_to_le32(arg->bcn_tx_power);
4138
4139 if (arg->ssid) {
4140 cmd->ssid.ssid_len = __cpu_to_le32(arg->ssid_len);
4141 memcpy(cmd->ssid.ssid, arg->ssid, arg->ssid_len);
4142 }
4143
4144 ath10k_wmi_put_wmi_channel(&cmd->chan, &arg->channel);
4145
4146 ath10k_dbg(ar, ATH10K_DBG_WMI,
4147 "wmi vdev %s id 0x%x flags: 0x%0X, freq %d, mode %d, ch_flags: 0x%0X, max_power: %d\n",
4148 cmdname, arg->vdev_id,
4149 flags, arg->channel.freq, arg->channel.mode,
4150 cmd->chan.flags, arg->channel.max_power);
4151
4152 return skb;
4153 }
4154
4155 static struct sk_buff *
4156 ath10k_wmi_op_gen_vdev_stop(struct ath10k *ar, u32 vdev_id)
4157 {
4158 struct wmi_vdev_stop_cmd *cmd;
4159 struct sk_buff *skb;
4160
4161 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4162 if (!skb)
4163 return ERR_PTR(-ENOMEM);
4164
4165 cmd = (struct wmi_vdev_stop_cmd *)skb->data;
4166 cmd->vdev_id = __cpu_to_le32(vdev_id);
4167
4168 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi vdev stop id 0x%x\n", vdev_id);
4169 return skb;
4170 }
4171
4172 static struct sk_buff *
4173 ath10k_wmi_op_gen_vdev_up(struct ath10k *ar, u32 vdev_id, u32 aid,
4174 const u8 *bssid)
4175 {
4176 struct wmi_vdev_up_cmd *cmd;
4177 struct sk_buff *skb;
4178
4179 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4180 if (!skb)
4181 return ERR_PTR(-ENOMEM);
4182
4183 cmd = (struct wmi_vdev_up_cmd *)skb->data;
4184 cmd->vdev_id = __cpu_to_le32(vdev_id);
4185 cmd->vdev_assoc_id = __cpu_to_le32(aid);
4186 ether_addr_copy(cmd->vdev_bssid.addr, bssid);
4187
4188 ath10k_dbg(ar, ATH10K_DBG_WMI,
4189 "wmi mgmt vdev up id 0x%x assoc id %d bssid %pM\n",
4190 vdev_id, aid, bssid);
4191 return skb;
4192 }
4193
4194 static struct sk_buff *
4195 ath10k_wmi_op_gen_vdev_down(struct ath10k *ar, u32 vdev_id)
4196 {
4197 struct wmi_vdev_down_cmd *cmd;
4198 struct sk_buff *skb;
4199
4200 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4201 if (!skb)
4202 return ERR_PTR(-ENOMEM);
4203
4204 cmd = (struct wmi_vdev_down_cmd *)skb->data;
4205 cmd->vdev_id = __cpu_to_le32(vdev_id);
4206
4207 ath10k_dbg(ar, ATH10K_DBG_WMI,
4208 "wmi mgmt vdev down id 0x%x\n", vdev_id);
4209 return skb;
4210 }
4211
4212 static struct sk_buff *
4213 ath10k_wmi_op_gen_vdev_set_param(struct ath10k *ar, u32 vdev_id,
4214 u32 param_id, u32 param_value)
4215 {
4216 struct wmi_vdev_set_param_cmd *cmd;
4217 struct sk_buff *skb;
4218
4219 if (param_id == WMI_VDEV_PARAM_UNSUPPORTED) {
4220 ath10k_dbg(ar, ATH10K_DBG_WMI,
4221 "vdev param %d not supported by firmware\n",
4222 param_id);
4223 return ERR_PTR(-EOPNOTSUPP);
4224 }
4225
4226 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4227 if (!skb)
4228 return ERR_PTR(-ENOMEM);
4229
4230 cmd = (struct wmi_vdev_set_param_cmd *)skb->data;
4231 cmd->vdev_id = __cpu_to_le32(vdev_id);
4232 cmd->param_id = __cpu_to_le32(param_id);
4233 cmd->param_value = __cpu_to_le32(param_value);
4234
4235 ath10k_dbg(ar, ATH10K_DBG_WMI,
4236 "wmi vdev id 0x%x set param %d value %d\n",
4237 vdev_id, param_id, param_value);
4238 return skb;
4239 }
4240
4241 static struct sk_buff *
4242 ath10k_wmi_op_gen_vdev_install_key(struct ath10k *ar,
4243 const struct wmi_vdev_install_key_arg *arg)
4244 {
4245 struct wmi_vdev_install_key_cmd *cmd;
4246 struct sk_buff *skb;
4247
4248 if (arg->key_cipher == WMI_CIPHER_NONE && arg->key_data != NULL)
4249 return ERR_PTR(-EINVAL);
4250 if (arg->key_cipher != WMI_CIPHER_NONE && arg->key_data == NULL)
4251 return ERR_PTR(-EINVAL);
4252
4253 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd) + arg->key_len);
4254 if (!skb)
4255 return ERR_PTR(-ENOMEM);
4256
4257 cmd = (struct wmi_vdev_install_key_cmd *)skb->data;
4258 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
4259 cmd->key_idx = __cpu_to_le32(arg->key_idx);
4260 cmd->key_flags = __cpu_to_le32(arg->key_flags);
4261 cmd->key_cipher = __cpu_to_le32(arg->key_cipher);
4262 cmd->key_len = __cpu_to_le32(arg->key_len);
4263 cmd->key_txmic_len = __cpu_to_le32(arg->key_txmic_len);
4264 cmd->key_rxmic_len = __cpu_to_le32(arg->key_rxmic_len);
4265
4266 if (arg->macaddr)
4267 ether_addr_copy(cmd->peer_macaddr.addr, arg->macaddr);
4268 if (arg->key_data)
4269 memcpy(cmd->key_data, arg->key_data, arg->key_len);
4270
4271 ath10k_dbg(ar, ATH10K_DBG_WMI,
4272 "wmi vdev install key idx %d cipher %d len %d\n",
4273 arg->key_idx, arg->key_cipher, arg->key_len);
4274 return skb;
4275 }
4276
4277 static struct sk_buff *
4278 ath10k_wmi_op_gen_vdev_spectral_conf(struct ath10k *ar,
4279 const struct wmi_vdev_spectral_conf_arg *arg)
4280 {
4281 struct wmi_vdev_spectral_conf_cmd *cmd;
4282 struct sk_buff *skb;
4283
4284 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4285 if (!skb)
4286 return ERR_PTR(-ENOMEM);
4287
4288 cmd = (struct wmi_vdev_spectral_conf_cmd *)skb->data;
4289 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
4290 cmd->scan_count = __cpu_to_le32(arg->scan_count);
4291 cmd->scan_period = __cpu_to_le32(arg->scan_period);
4292 cmd->scan_priority = __cpu_to_le32(arg->scan_priority);
4293 cmd->scan_fft_size = __cpu_to_le32(arg->scan_fft_size);
4294 cmd->scan_gc_ena = __cpu_to_le32(arg->scan_gc_ena);
4295 cmd->scan_restart_ena = __cpu_to_le32(arg->scan_restart_ena);
4296 cmd->scan_noise_floor_ref = __cpu_to_le32(arg->scan_noise_floor_ref);
4297 cmd->scan_init_delay = __cpu_to_le32(arg->scan_init_delay);
4298 cmd->scan_nb_tone_thr = __cpu_to_le32(arg->scan_nb_tone_thr);
4299 cmd->scan_str_bin_thr = __cpu_to_le32(arg->scan_str_bin_thr);
4300 cmd->scan_wb_rpt_mode = __cpu_to_le32(arg->scan_wb_rpt_mode);
4301 cmd->scan_rssi_rpt_mode = __cpu_to_le32(arg->scan_rssi_rpt_mode);
4302 cmd->scan_rssi_thr = __cpu_to_le32(arg->scan_rssi_thr);
4303 cmd->scan_pwr_format = __cpu_to_le32(arg->scan_pwr_format);
4304 cmd->scan_rpt_mode = __cpu_to_le32(arg->scan_rpt_mode);
4305 cmd->scan_bin_scale = __cpu_to_le32(arg->scan_bin_scale);
4306 cmd->scan_dbm_adj = __cpu_to_le32(arg->scan_dbm_adj);
4307 cmd->scan_chn_mask = __cpu_to_le32(arg->scan_chn_mask);
4308
4309 return skb;
4310 }
4311
4312 static struct sk_buff *
4313 ath10k_wmi_op_gen_vdev_spectral_enable(struct ath10k *ar, u32 vdev_id,
4314 u32 trigger, u32 enable)
4315 {
4316 struct wmi_vdev_spectral_enable_cmd *cmd;
4317 struct sk_buff *skb;
4318
4319 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4320 if (!skb)
4321 return ERR_PTR(-ENOMEM);
4322
4323 cmd = (struct wmi_vdev_spectral_enable_cmd *)skb->data;
4324 cmd->vdev_id = __cpu_to_le32(vdev_id);
4325 cmd->trigger_cmd = __cpu_to_le32(trigger);
4326 cmd->enable_cmd = __cpu_to_le32(enable);
4327
4328 return skb;
4329 }
4330
4331 static struct sk_buff *
4332 ath10k_wmi_op_gen_peer_create(struct ath10k *ar, u32 vdev_id,
4333 const u8 peer_addr[ETH_ALEN])
4334 {
4335 struct wmi_peer_create_cmd *cmd;
4336 struct sk_buff *skb;
4337
4338 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4339 if (!skb)
4340 return ERR_PTR(-ENOMEM);
4341
4342 cmd = (struct wmi_peer_create_cmd *)skb->data;
4343 cmd->vdev_id = __cpu_to_le32(vdev_id);
4344 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
4345
4346 ath10k_dbg(ar, ATH10K_DBG_WMI,
4347 "wmi peer create vdev_id %d peer_addr %pM\n",
4348 vdev_id, peer_addr);
4349 return skb;
4350 }
4351
4352 static struct sk_buff *
4353 ath10k_wmi_op_gen_peer_delete(struct ath10k *ar, u32 vdev_id,
4354 const u8 peer_addr[ETH_ALEN])
4355 {
4356 struct wmi_peer_delete_cmd *cmd;
4357 struct sk_buff *skb;
4358
4359 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4360 if (!skb)
4361 return ERR_PTR(-ENOMEM);
4362
4363 cmd = (struct wmi_peer_delete_cmd *)skb->data;
4364 cmd->vdev_id = __cpu_to_le32(vdev_id);
4365 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
4366
4367 ath10k_dbg(ar, ATH10K_DBG_WMI,
4368 "wmi peer delete vdev_id %d peer_addr %pM\n",
4369 vdev_id, peer_addr);
4370 return skb;
4371 }
4372
4373 static struct sk_buff *
4374 ath10k_wmi_op_gen_peer_flush(struct ath10k *ar, u32 vdev_id,
4375 const u8 peer_addr[ETH_ALEN], u32 tid_bitmap)
4376 {
4377 struct wmi_peer_flush_tids_cmd *cmd;
4378 struct sk_buff *skb;
4379
4380 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4381 if (!skb)
4382 return ERR_PTR(-ENOMEM);
4383
4384 cmd = (struct wmi_peer_flush_tids_cmd *)skb->data;
4385 cmd->vdev_id = __cpu_to_le32(vdev_id);
4386 cmd->peer_tid_bitmap = __cpu_to_le32(tid_bitmap);
4387 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
4388
4389 ath10k_dbg(ar, ATH10K_DBG_WMI,
4390 "wmi peer flush vdev_id %d peer_addr %pM tids %08x\n",
4391 vdev_id, peer_addr, tid_bitmap);
4392 return skb;
4393 }
4394
4395 static struct sk_buff *
4396 ath10k_wmi_op_gen_peer_set_param(struct ath10k *ar, u32 vdev_id,
4397 const u8 *peer_addr,
4398 enum wmi_peer_param param_id,
4399 u32 param_value)
4400 {
4401 struct wmi_peer_set_param_cmd *cmd;
4402 struct sk_buff *skb;
4403
4404 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4405 if (!skb)
4406 return ERR_PTR(-ENOMEM);
4407
4408 cmd = (struct wmi_peer_set_param_cmd *)skb->data;
4409 cmd->vdev_id = __cpu_to_le32(vdev_id);
4410 cmd->param_id = __cpu_to_le32(param_id);
4411 cmd->param_value = __cpu_to_le32(param_value);
4412 ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
4413
4414 ath10k_dbg(ar, ATH10K_DBG_WMI,
4415 "wmi vdev %d peer 0x%pM set param %d value %d\n",
4416 vdev_id, peer_addr, param_id, param_value);
4417 return skb;
4418 }
4419
4420 static struct sk_buff *
4421 ath10k_wmi_op_gen_set_psmode(struct ath10k *ar, u32 vdev_id,
4422 enum wmi_sta_ps_mode psmode)
4423 {
4424 struct wmi_sta_powersave_mode_cmd *cmd;
4425 struct sk_buff *skb;
4426
4427 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4428 if (!skb)
4429 return ERR_PTR(-ENOMEM);
4430
4431 cmd = (struct wmi_sta_powersave_mode_cmd *)skb->data;
4432 cmd->vdev_id = __cpu_to_le32(vdev_id);
4433 cmd->sta_ps_mode = __cpu_to_le32(psmode);
4434
4435 ath10k_dbg(ar, ATH10K_DBG_WMI,
4436 "wmi set powersave id 0x%x mode %d\n",
4437 vdev_id, psmode);
4438 return skb;
4439 }
4440
4441 static struct sk_buff *
4442 ath10k_wmi_op_gen_set_sta_ps(struct ath10k *ar, u32 vdev_id,
4443 enum wmi_sta_powersave_param param_id,
4444 u32 value)
4445 {
4446 struct wmi_sta_powersave_param_cmd *cmd;
4447 struct sk_buff *skb;
4448
4449 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4450 if (!skb)
4451 return ERR_PTR(-ENOMEM);
4452
4453 cmd = (struct wmi_sta_powersave_param_cmd *)skb->data;
4454 cmd->vdev_id = __cpu_to_le32(vdev_id);
4455 cmd->param_id = __cpu_to_le32(param_id);
4456 cmd->param_value = __cpu_to_le32(value);
4457
4458 ath10k_dbg(ar, ATH10K_DBG_WMI,
4459 "wmi sta ps param vdev_id 0x%x param %d value %d\n",
4460 vdev_id, param_id, value);
4461 return skb;
4462 }
4463
4464 static struct sk_buff *
4465 ath10k_wmi_op_gen_set_ap_ps(struct ath10k *ar, u32 vdev_id, const u8 *mac,
4466 enum wmi_ap_ps_peer_param param_id, u32 value)
4467 {
4468 struct wmi_ap_ps_peer_cmd *cmd;
4469 struct sk_buff *skb;
4470
4471 if (!mac)
4472 return ERR_PTR(-EINVAL);
4473
4474 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4475 if (!skb)
4476 return ERR_PTR(-ENOMEM);
4477
4478 cmd = (struct wmi_ap_ps_peer_cmd *)skb->data;
4479 cmd->vdev_id = __cpu_to_le32(vdev_id);
4480 cmd->param_id = __cpu_to_le32(param_id);
4481 cmd->param_value = __cpu_to_le32(value);
4482 ether_addr_copy(cmd->peer_macaddr.addr, mac);
4483
4484 ath10k_dbg(ar, ATH10K_DBG_WMI,
4485 "wmi ap ps param vdev_id 0x%X param %d value %d mac_addr %pM\n",
4486 vdev_id, param_id, value, mac);
4487 return skb;
4488 }
4489
4490 static struct sk_buff *
4491 ath10k_wmi_op_gen_scan_chan_list(struct ath10k *ar,
4492 const struct wmi_scan_chan_list_arg *arg)
4493 {
4494 struct wmi_scan_chan_list_cmd *cmd;
4495 struct sk_buff *skb;
4496 struct wmi_channel_arg *ch;
4497 struct wmi_channel *ci;
4498 int len;
4499 int i;
4500
4501 len = sizeof(*cmd) + arg->n_channels * sizeof(struct wmi_channel);
4502
4503 skb = ath10k_wmi_alloc_skb(ar, len);
4504 if (!skb)
4505 return ERR_PTR(-EINVAL);
4506
4507 cmd = (struct wmi_scan_chan_list_cmd *)skb->data;
4508 cmd->num_scan_chans = __cpu_to_le32(arg->n_channels);
4509
4510 for (i = 0; i < arg->n_channels; i++) {
4511 ch = &arg->channels[i];
4512 ci = &cmd->chan_info[i];
4513
4514 ath10k_wmi_put_wmi_channel(ci, ch);
4515 }
4516
4517 return skb;
4518 }
4519
4520 static void
4521 ath10k_wmi_peer_assoc_fill(struct ath10k *ar, void *buf,
4522 const struct wmi_peer_assoc_complete_arg *arg)
4523 {
4524 struct wmi_common_peer_assoc_complete_cmd *cmd = buf;
4525
4526 cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
4527 cmd->peer_new_assoc = __cpu_to_le32(arg->peer_reassoc ? 0 : 1);
4528 cmd->peer_associd = __cpu_to_le32(arg->peer_aid);
4529 cmd->peer_flags = __cpu_to_le32(arg->peer_flags);
4530 cmd->peer_caps = __cpu_to_le32(arg->peer_caps);
4531 cmd->peer_listen_intval = __cpu_to_le32(arg->peer_listen_intval);
4532 cmd->peer_ht_caps = __cpu_to_le32(arg->peer_ht_caps);
4533 cmd->peer_max_mpdu = __cpu_to_le32(arg->peer_max_mpdu);
4534 cmd->peer_mpdu_density = __cpu_to_le32(arg->peer_mpdu_density);
4535 cmd->peer_rate_caps = __cpu_to_le32(arg->peer_rate_caps);
4536 cmd->peer_nss = __cpu_to_le32(arg->peer_num_spatial_streams);
4537 cmd->peer_vht_caps = __cpu_to_le32(arg->peer_vht_caps);
4538 cmd->peer_phymode = __cpu_to_le32(arg->peer_phymode);
4539
4540 ether_addr_copy(cmd->peer_macaddr.addr, arg->addr);
4541
4542 cmd->peer_legacy_rates.num_rates =
4543 __cpu_to_le32(arg->peer_legacy_rates.num_rates);
4544 memcpy(cmd->peer_legacy_rates.rates, arg->peer_legacy_rates.rates,
4545 arg->peer_legacy_rates.num_rates);
4546
4547 cmd->peer_ht_rates.num_rates =
4548 __cpu_to_le32(arg->peer_ht_rates.num_rates);
4549 memcpy(cmd->peer_ht_rates.rates, arg->peer_ht_rates.rates,
4550 arg->peer_ht_rates.num_rates);
4551
4552 cmd->peer_vht_rates.rx_max_rate =
4553 __cpu_to_le32(arg->peer_vht_rates.rx_max_rate);
4554 cmd->peer_vht_rates.rx_mcs_set =
4555 __cpu_to_le32(arg->peer_vht_rates.rx_mcs_set);
4556 cmd->peer_vht_rates.tx_max_rate =
4557 __cpu_to_le32(arg->peer_vht_rates.tx_max_rate);
4558 cmd->peer_vht_rates.tx_mcs_set =
4559 __cpu_to_le32(arg->peer_vht_rates.tx_mcs_set);
4560 }
4561
4562 static void
4563 ath10k_wmi_peer_assoc_fill_main(struct ath10k *ar, void *buf,
4564 const struct wmi_peer_assoc_complete_arg *arg)
4565 {
4566 struct wmi_main_peer_assoc_complete_cmd *cmd = buf;
4567
4568 ath10k_wmi_peer_assoc_fill(ar, buf, arg);
4569 memset(cmd->peer_ht_info, 0, sizeof(cmd->peer_ht_info));
4570 }
4571
4572 static void
4573 ath10k_wmi_peer_assoc_fill_10_1(struct ath10k *ar, void *buf,
4574 const struct wmi_peer_assoc_complete_arg *arg)
4575 {
4576 ath10k_wmi_peer_assoc_fill(ar, buf, arg);
4577 }
4578
4579 static void
4580 ath10k_wmi_peer_assoc_fill_10_2(struct ath10k *ar, void *buf,
4581 const struct wmi_peer_assoc_complete_arg *arg)
4582 {
4583 struct wmi_10_2_peer_assoc_complete_cmd *cmd = buf;
4584 int max_mcs, max_nss;
4585 u32 info0;
4586
4587 /* TODO: Is using max values okay with firmware? */
4588 max_mcs = 0xf;
4589 max_nss = 0xf;
4590
4591 info0 = SM(max_mcs, WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX) |
4592 SM(max_nss, WMI_PEER_ASSOC_INFO0_MAX_NSS);
4593
4594 ath10k_wmi_peer_assoc_fill(ar, buf, arg);
4595 cmd->info0 = __cpu_to_le32(info0);
4596 }
4597
4598 static int
4599 ath10k_wmi_peer_assoc_check_arg(const struct wmi_peer_assoc_complete_arg *arg)
4600 {
4601 if (arg->peer_mpdu_density > 16)
4602 return -EINVAL;
4603 if (arg->peer_legacy_rates.num_rates > MAX_SUPPORTED_RATES)
4604 return -EINVAL;
4605 if (arg->peer_ht_rates.num_rates > MAX_SUPPORTED_RATES)
4606 return -EINVAL;
4607
4608 return 0;
4609 }
4610
4611 static struct sk_buff *
4612 ath10k_wmi_op_gen_peer_assoc(struct ath10k *ar,
4613 const struct wmi_peer_assoc_complete_arg *arg)
4614 {
4615 size_t len = sizeof(struct wmi_main_peer_assoc_complete_cmd);
4616 struct sk_buff *skb;
4617 int ret;
4618
4619 ret = ath10k_wmi_peer_assoc_check_arg(arg);
4620 if (ret)
4621 return ERR_PTR(ret);
4622
4623 skb = ath10k_wmi_alloc_skb(ar, len);
4624 if (!skb)
4625 return ERR_PTR(-ENOMEM);
4626
4627 ath10k_wmi_peer_assoc_fill_main(ar, skb->data, arg);
4628
4629 ath10k_dbg(ar, ATH10K_DBG_WMI,
4630 "wmi peer assoc vdev %d addr %pM (%s)\n",
4631 arg->vdev_id, arg->addr,
4632 arg->peer_reassoc ? "reassociate" : "new");
4633 return skb;
4634 }
4635
4636 static struct sk_buff *
4637 ath10k_wmi_10_1_op_gen_peer_assoc(struct ath10k *ar,
4638 const struct wmi_peer_assoc_complete_arg *arg)
4639 {
4640 size_t len = sizeof(struct wmi_10_1_peer_assoc_complete_cmd);
4641 struct sk_buff *skb;
4642 int ret;
4643
4644 ret = ath10k_wmi_peer_assoc_check_arg(arg);
4645 if (ret)
4646 return ERR_PTR(ret);
4647
4648 skb = ath10k_wmi_alloc_skb(ar, len);
4649 if (!skb)
4650 return ERR_PTR(-ENOMEM);
4651
4652 ath10k_wmi_peer_assoc_fill_10_1(ar, skb->data, arg);
4653
4654 ath10k_dbg(ar, ATH10K_DBG_WMI,
4655 "wmi peer assoc vdev %d addr %pM (%s)\n",
4656 arg->vdev_id, arg->addr,
4657 arg->peer_reassoc ? "reassociate" : "new");
4658 return skb;
4659 }
4660
4661 static struct sk_buff *
4662 ath10k_wmi_10_2_op_gen_peer_assoc(struct ath10k *ar,
4663 const struct wmi_peer_assoc_complete_arg *arg)
4664 {
4665 size_t len = sizeof(struct wmi_10_2_peer_assoc_complete_cmd);
4666 struct sk_buff *skb;
4667 int ret;
4668
4669 ret = ath10k_wmi_peer_assoc_check_arg(arg);
4670 if (ret)
4671 return ERR_PTR(ret);
4672
4673 skb = ath10k_wmi_alloc_skb(ar, len);
4674 if (!skb)
4675 return ERR_PTR(-ENOMEM);
4676
4677 ath10k_wmi_peer_assoc_fill_10_2(ar, skb->data, arg);
4678
4679 ath10k_dbg(ar, ATH10K_DBG_WMI,
4680 "wmi peer assoc vdev %d addr %pM (%s)\n",
4681 arg->vdev_id, arg->addr,
4682 arg->peer_reassoc ? "reassociate" : "new");
4683 return skb;
4684 }
4685
4686 static struct sk_buff *
4687 ath10k_wmi_10_2_op_gen_pdev_get_temperature(struct ath10k *ar)
4688 {
4689 struct sk_buff *skb;
4690
4691 skb = ath10k_wmi_alloc_skb(ar, 0);
4692 if (!skb)
4693 return ERR_PTR(-ENOMEM);
4694
4695 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev get temperature\n");
4696 return skb;
4697 }
4698
4699 /* This function assumes the beacon is already DMA mapped */
4700 static struct sk_buff *
4701 ath10k_wmi_op_gen_beacon_dma(struct ath10k_vif *arvif)
4702 {
4703 struct ath10k *ar = arvif->ar;
4704 struct wmi_bcn_tx_ref_cmd *cmd;
4705 struct sk_buff *skb;
4706 struct sk_buff *beacon = arvif->beacon;
4707 struct ieee80211_hdr *hdr;
4708 u16 fc;
4709
4710 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4711 if (!skb)
4712 return ERR_PTR(-ENOMEM);
4713
4714 hdr = (struct ieee80211_hdr *)beacon->data;
4715 fc = le16_to_cpu(hdr->frame_control);
4716
4717 cmd = (struct wmi_bcn_tx_ref_cmd *)skb->data;
4718 cmd->vdev_id = __cpu_to_le32(arvif->vdev_id);
4719 cmd->data_len = __cpu_to_le32(beacon->len);
4720 cmd->data_ptr = __cpu_to_le32(ATH10K_SKB_CB(beacon)->paddr);
4721 cmd->msdu_id = 0;
4722 cmd->frame_control = __cpu_to_le32(fc);
4723 cmd->flags = 0;
4724 cmd->antenna_mask = __cpu_to_le32(WMI_BCN_TX_REF_DEF_ANTENNA);
4725
4726 if (ATH10K_SKB_CB(beacon)->bcn.dtim_zero)
4727 cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DTIM_ZERO);
4728
4729 if (ATH10K_SKB_CB(beacon)->bcn.deliver_cab)
4730 cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DELIVER_CAB);
4731
4732 return skb;
4733 }
4734
4735 void ath10k_wmi_pdev_set_wmm_param(struct wmi_wmm_params *params,
4736 const struct wmi_wmm_params_arg *arg)
4737 {
4738 params->cwmin = __cpu_to_le32(arg->cwmin);
4739 params->cwmax = __cpu_to_le32(arg->cwmax);
4740 params->aifs = __cpu_to_le32(arg->aifs);
4741 params->txop = __cpu_to_le32(arg->txop);
4742 params->acm = __cpu_to_le32(arg->acm);
4743 params->no_ack = __cpu_to_le32(arg->no_ack);
4744 }
4745
4746 static struct sk_buff *
4747 ath10k_wmi_op_gen_pdev_set_wmm(struct ath10k *ar,
4748 const struct wmi_pdev_set_wmm_params_arg *arg)
4749 {
4750 struct wmi_pdev_set_wmm_params *cmd;
4751 struct sk_buff *skb;
4752
4753 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4754 if (!skb)
4755 return ERR_PTR(-ENOMEM);
4756
4757 cmd = (struct wmi_pdev_set_wmm_params *)skb->data;
4758 ath10k_wmi_pdev_set_wmm_param(&cmd->ac_be, &arg->ac_be);
4759 ath10k_wmi_pdev_set_wmm_param(&cmd->ac_bk, &arg->ac_bk);
4760 ath10k_wmi_pdev_set_wmm_param(&cmd->ac_vi, &arg->ac_vi);
4761 ath10k_wmi_pdev_set_wmm_param(&cmd->ac_vo, &arg->ac_vo);
4762
4763 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set wmm params\n");
4764 return skb;
4765 }
4766
4767 static struct sk_buff *
4768 ath10k_wmi_op_gen_request_stats(struct ath10k *ar, enum wmi_stats_id stats_id)
4769 {
4770 struct wmi_request_stats_cmd *cmd;
4771 struct sk_buff *skb;
4772
4773 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4774 if (!skb)
4775 return ERR_PTR(-ENOMEM);
4776
4777 cmd = (struct wmi_request_stats_cmd *)skb->data;
4778 cmd->stats_id = __cpu_to_le32(stats_id);
4779
4780 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi request stats %d\n", (int)stats_id);
4781 return skb;
4782 }
4783
4784 static struct sk_buff *
4785 ath10k_wmi_op_gen_force_fw_hang(struct ath10k *ar,
4786 enum wmi_force_fw_hang_type type, u32 delay_ms)
4787 {
4788 struct wmi_force_fw_hang_cmd *cmd;
4789 struct sk_buff *skb;
4790
4791 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4792 if (!skb)
4793 return ERR_PTR(-ENOMEM);
4794
4795 cmd = (struct wmi_force_fw_hang_cmd *)skb->data;
4796 cmd->type = __cpu_to_le32(type);
4797 cmd->delay_ms = __cpu_to_le32(delay_ms);
4798
4799 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi force fw hang %d delay %d\n",
4800 type, delay_ms);
4801 return skb;
4802 }
4803
4804 static struct sk_buff *
4805 ath10k_wmi_op_gen_dbglog_cfg(struct ath10k *ar, u32 module_enable)
4806 {
4807 struct wmi_dbglog_cfg_cmd *cmd;
4808 struct sk_buff *skb;
4809 u32 cfg;
4810
4811 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4812 if (!skb)
4813 return ERR_PTR(-ENOMEM);
4814
4815 cmd = (struct wmi_dbglog_cfg_cmd *)skb->data;
4816
4817 if (module_enable) {
4818 cfg = SM(ATH10K_DBGLOG_LEVEL_VERBOSE,
4819 ATH10K_DBGLOG_CFG_LOG_LVL);
4820 } else {
4821 /* set back defaults, all modules with WARN level */
4822 cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
4823 ATH10K_DBGLOG_CFG_LOG_LVL);
4824 module_enable = ~0;
4825 }
4826
4827 cmd->module_enable = __cpu_to_le32(module_enable);
4828 cmd->module_valid = __cpu_to_le32(~0);
4829 cmd->config_enable = __cpu_to_le32(cfg);
4830 cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
4831
4832 ath10k_dbg(ar, ATH10K_DBG_WMI,
4833 "wmi dbglog cfg modules %08x %08x config %08x %08x\n",
4834 __le32_to_cpu(cmd->module_enable),
4835 __le32_to_cpu(cmd->module_valid),
4836 __le32_to_cpu(cmd->config_enable),
4837 __le32_to_cpu(cmd->config_valid));
4838 return skb;
4839 }
4840
4841 static struct sk_buff *
4842 ath10k_wmi_op_gen_pktlog_enable(struct ath10k *ar, u32 ev_bitmap)
4843 {
4844 struct wmi_pdev_pktlog_enable_cmd *cmd;
4845 struct sk_buff *skb;
4846
4847 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4848 if (!skb)
4849 return ERR_PTR(-ENOMEM);
4850
4851 ev_bitmap &= ATH10K_PKTLOG_ANY;
4852
4853 cmd = (struct wmi_pdev_pktlog_enable_cmd *)skb->data;
4854 cmd->ev_bitmap = __cpu_to_le32(ev_bitmap);
4855
4856 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi enable pktlog filter 0x%08x\n",
4857 ev_bitmap);
4858 return skb;
4859 }
4860
4861 static struct sk_buff *
4862 ath10k_wmi_op_gen_pktlog_disable(struct ath10k *ar)
4863 {
4864 struct sk_buff *skb;
4865
4866 skb = ath10k_wmi_alloc_skb(ar, 0);
4867 if (!skb)
4868 return ERR_PTR(-ENOMEM);
4869
4870 ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi disable pktlog\n");
4871 return skb;
4872 }
4873
4874 static struct sk_buff *
4875 ath10k_wmi_op_gen_pdev_set_quiet_mode(struct ath10k *ar, u32 period,
4876 u32 duration, u32 next_offset,
4877 u32 enabled)
4878 {
4879 struct wmi_pdev_set_quiet_cmd *cmd;
4880 struct sk_buff *skb;
4881
4882 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4883 if (!skb)
4884 return ERR_PTR(-ENOMEM);
4885
4886 cmd = (struct wmi_pdev_set_quiet_cmd *)skb->data;
4887 cmd->period = __cpu_to_le32(period);
4888 cmd->duration = __cpu_to_le32(duration);
4889 cmd->next_start = __cpu_to_le32(next_offset);
4890 cmd->enabled = __cpu_to_le32(enabled);
4891
4892 ath10k_dbg(ar, ATH10K_DBG_WMI,
4893 "wmi quiet param: period %u duration %u enabled %d\n",
4894 period, duration, enabled);
4895 return skb;
4896 }
4897
4898 static struct sk_buff *
4899 ath10k_wmi_op_gen_addba_clear_resp(struct ath10k *ar, u32 vdev_id,
4900 const u8 *mac)
4901 {
4902 struct wmi_addba_clear_resp_cmd *cmd;
4903 struct sk_buff *skb;
4904
4905 if (!mac)
4906 return ERR_PTR(-EINVAL);
4907
4908 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4909 if (!skb)
4910 return ERR_PTR(-ENOMEM);
4911
4912 cmd = (struct wmi_addba_clear_resp_cmd *)skb->data;
4913 cmd->vdev_id = __cpu_to_le32(vdev_id);
4914 ether_addr_copy(cmd->peer_macaddr.addr, mac);
4915
4916 ath10k_dbg(ar, ATH10K_DBG_WMI,
4917 "wmi addba clear resp vdev_id 0x%X mac_addr %pM\n",
4918 vdev_id, mac);
4919 return skb;
4920 }
4921
4922 static struct sk_buff *
4923 ath10k_wmi_op_gen_addba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
4924 u32 tid, u32 buf_size)
4925 {
4926 struct wmi_addba_send_cmd *cmd;
4927 struct sk_buff *skb;
4928
4929 if (!mac)
4930 return ERR_PTR(-EINVAL);
4931
4932 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4933 if (!skb)
4934 return ERR_PTR(-ENOMEM);
4935
4936 cmd = (struct wmi_addba_send_cmd *)skb->data;
4937 cmd->vdev_id = __cpu_to_le32(vdev_id);
4938 ether_addr_copy(cmd->peer_macaddr.addr, mac);
4939 cmd->tid = __cpu_to_le32(tid);
4940 cmd->buffersize = __cpu_to_le32(buf_size);
4941
4942 ath10k_dbg(ar, ATH10K_DBG_WMI,
4943 "wmi addba send vdev_id 0x%X mac_addr %pM tid %u bufsize %u\n",
4944 vdev_id, mac, tid, buf_size);
4945 return skb;
4946 }
4947
4948 static struct sk_buff *
4949 ath10k_wmi_op_gen_addba_set_resp(struct ath10k *ar, u32 vdev_id, const u8 *mac,
4950 u32 tid, u32 status)
4951 {
4952 struct wmi_addba_setresponse_cmd *cmd;
4953 struct sk_buff *skb;
4954
4955 if (!mac)
4956 return ERR_PTR(-EINVAL);
4957
4958 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4959 if (!skb)
4960 return ERR_PTR(-ENOMEM);
4961
4962 cmd = (struct wmi_addba_setresponse_cmd *)skb->data;
4963 cmd->vdev_id = __cpu_to_le32(vdev_id);
4964 ether_addr_copy(cmd->peer_macaddr.addr, mac);
4965 cmd->tid = __cpu_to_le32(tid);
4966 cmd->statuscode = __cpu_to_le32(status);
4967
4968 ath10k_dbg(ar, ATH10K_DBG_WMI,
4969 "wmi addba set resp vdev_id 0x%X mac_addr %pM tid %u status %u\n",
4970 vdev_id, mac, tid, status);
4971 return skb;
4972 }
4973
4974 static struct sk_buff *
4975 ath10k_wmi_op_gen_delba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
4976 u32 tid, u32 initiator, u32 reason)
4977 {
4978 struct wmi_delba_send_cmd *cmd;
4979 struct sk_buff *skb;
4980
4981 if (!mac)
4982 return ERR_PTR(-EINVAL);
4983
4984 skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
4985 if (!skb)
4986 return ERR_PTR(-ENOMEM);
4987
4988 cmd = (struct wmi_delba_send_cmd *)skb->data;
4989 cmd->vdev_id = __cpu_to_le32(vdev_id);
4990 ether_addr_copy(cmd->peer_macaddr.addr, mac);
4991 cmd->tid = __cpu_to_le32(tid);
4992 cmd->initiator = __cpu_to_le32(initiator);
4993 cmd->reasoncode = __cpu_to_le32(reason);
4994
4995 ath10k_dbg(ar, ATH10K_DBG_WMI,
4996 "wmi delba send vdev_id 0x%X mac_addr %pM tid %u initiator %u reason %u\n",
4997 vdev_id, mac, tid, initiator, reason);
4998 return skb;
4999 }
5000
5001 static const struct wmi_ops wmi_ops = {
5002 .rx = ath10k_wmi_op_rx,
5003 .map_svc = wmi_main_svc_map,
5004
5005 .pull_scan = ath10k_wmi_op_pull_scan_ev,
5006 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
5007 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
5008 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
5009 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
5010 .pull_swba = ath10k_wmi_op_pull_swba_ev,
5011 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
5012 .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
5013 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
5014 .pull_fw_stats = ath10k_wmi_main_op_pull_fw_stats,
5015
5016 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
5017 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
5018 .gen_pdev_set_rd = ath10k_wmi_op_gen_pdev_set_rd,
5019 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
5020 .gen_init = ath10k_wmi_op_gen_init,
5021 .gen_start_scan = ath10k_wmi_op_gen_start_scan,
5022 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
5023 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
5024 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
5025 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
5026 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
5027 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
5028 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
5029 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
5030 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
5031 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
5032 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
5033 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
5034 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
5035 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
5036 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
5037 .gen_peer_assoc = ath10k_wmi_op_gen_peer_assoc,
5038 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
5039 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
5040 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
5041 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
5042 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
5043 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
5044 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
5045 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
5046 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
5047 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
5048 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
5049 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
5050 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
5051 /* .gen_pdev_get_temperature not implemented */
5052 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
5053 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
5054 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
5055 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
5056 /* .gen_bcn_tmpl not implemented */
5057 /* .gen_prb_tmpl not implemented */
5058 /* .gen_p2p_go_bcn_ie not implemented */
5059 };
5060
5061 static const struct wmi_ops wmi_10_1_ops = {
5062 .rx = ath10k_wmi_10_1_op_rx,
5063 .map_svc = wmi_10x_svc_map,
5064 .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
5065 .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
5066 .gen_init = ath10k_wmi_10_1_op_gen_init,
5067 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
5068 .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
5069 .gen_peer_assoc = ath10k_wmi_10_1_op_gen_peer_assoc,
5070 /* .gen_pdev_get_temperature not implemented */
5071
5072 /* shared with main branch */
5073 .pull_scan = ath10k_wmi_op_pull_scan_ev,
5074 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
5075 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
5076 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
5077 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
5078 .pull_swba = ath10k_wmi_op_pull_swba_ev,
5079 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
5080 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
5081
5082 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
5083 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
5084 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
5085 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
5086 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
5087 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
5088 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
5089 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
5090 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
5091 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
5092 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
5093 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
5094 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
5095 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
5096 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
5097 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
5098 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
5099 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
5100 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
5101 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
5102 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
5103 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
5104 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
5105 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
5106 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
5107 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
5108 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
5109 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
5110 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
5111 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
5112 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
5113 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
5114 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
5115 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
5116 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
5117 /* .gen_bcn_tmpl not implemented */
5118 /* .gen_prb_tmpl not implemented */
5119 /* .gen_p2p_go_bcn_ie not implemented */
5120 };
5121
5122 static const struct wmi_ops wmi_10_2_ops = {
5123 .rx = ath10k_wmi_10_2_op_rx,
5124 .gen_init = ath10k_wmi_10_2_op_gen_init,
5125 .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
5126 /* .gen_pdev_get_temperature not implemented */
5127
5128 /* shared with 10.1 */
5129 .map_svc = wmi_10x_svc_map,
5130 .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
5131 .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
5132 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
5133 .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
5134
5135 .pull_scan = ath10k_wmi_op_pull_scan_ev,
5136 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
5137 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
5138 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
5139 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
5140 .pull_swba = ath10k_wmi_op_pull_swba_ev,
5141 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
5142 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
5143
5144 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
5145 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
5146 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
5147 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
5148 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
5149 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
5150 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
5151 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
5152 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
5153 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
5154 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
5155 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
5156 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
5157 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
5158 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
5159 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
5160 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
5161 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
5162 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
5163 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
5164 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
5165 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
5166 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
5167 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
5168 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
5169 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
5170 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
5171 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
5172 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
5173 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
5174 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
5175 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
5176 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
5177 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
5178 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
5179 };
5180
5181 static const struct wmi_ops wmi_10_2_4_ops = {
5182 .rx = ath10k_wmi_10_2_op_rx,
5183 .gen_init = ath10k_wmi_10_2_op_gen_init,
5184 .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
5185 .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
5186
5187 /* shared with 10.1 */
5188 .map_svc = wmi_10x_svc_map,
5189 .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
5190 .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
5191 .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
5192 .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
5193
5194 .pull_scan = ath10k_wmi_op_pull_scan_ev,
5195 .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
5196 .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
5197 .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
5198 .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
5199 .pull_swba = ath10k_wmi_op_pull_swba_ev,
5200 .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
5201 .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
5202
5203 .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
5204 .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
5205 .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
5206 .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
5207 .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
5208 .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
5209 .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
5210 .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
5211 .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
5212 .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
5213 .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
5214 .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
5215 .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
5216 .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
5217 .gen_peer_create = ath10k_wmi_op_gen_peer_create,
5218 .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
5219 .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
5220 .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
5221 .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
5222 .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
5223 .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
5224 .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
5225 .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
5226 .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
5227 .gen_request_stats = ath10k_wmi_op_gen_request_stats,
5228 .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
5229 .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
5230 .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
5231 .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
5232 .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
5233 .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
5234 .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
5235 .gen_addba_send = ath10k_wmi_op_gen_addba_send,
5236 .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
5237 .gen_delba_send = ath10k_wmi_op_gen_delba_send,
5238 /* .gen_bcn_tmpl not implemented */
5239 /* .gen_prb_tmpl not implemented */
5240 /* .gen_p2p_go_bcn_ie not implemented */
5241 };
5242
5243 int ath10k_wmi_attach(struct ath10k *ar)
5244 {
5245 switch (ar->wmi.op_version) {
5246 case ATH10K_FW_WMI_OP_VERSION_10_2_4:
5247 ar->wmi.cmd = &wmi_10_2_4_cmd_map;
5248 ar->wmi.ops = &wmi_10_2_4_ops;
5249 ar->wmi.vdev_param = &wmi_10_2_4_vdev_param_map;
5250 ar->wmi.pdev_param = &wmi_10_2_4_pdev_param_map;
5251 break;
5252 case ATH10K_FW_WMI_OP_VERSION_10_2:
5253 ar->wmi.cmd = &wmi_10_2_cmd_map;
5254 ar->wmi.ops = &wmi_10_2_ops;
5255 ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
5256 ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
5257 break;
5258 case ATH10K_FW_WMI_OP_VERSION_10_1:
5259 ar->wmi.cmd = &wmi_10x_cmd_map;
5260 ar->wmi.ops = &wmi_10_1_ops;
5261 ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
5262 ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
5263 break;
5264 case ATH10K_FW_WMI_OP_VERSION_MAIN:
5265 ar->wmi.cmd = &wmi_cmd_map;
5266 ar->wmi.ops = &wmi_ops;
5267 ar->wmi.vdev_param = &wmi_vdev_param_map;
5268 ar->wmi.pdev_param = &wmi_pdev_param_map;
5269 break;
5270 case ATH10K_FW_WMI_OP_VERSION_TLV:
5271 ath10k_wmi_tlv_attach(ar);
5272 break;
5273 case ATH10K_FW_WMI_OP_VERSION_UNSET:
5274 case ATH10K_FW_WMI_OP_VERSION_MAX:
5275 ath10k_err(ar, "unsupported WMI op version: %d\n",
5276 ar->wmi.op_version);
5277 return -EINVAL;
5278 }
5279
5280 init_completion(&ar->wmi.service_ready);
5281 init_completion(&ar->wmi.unified_ready);
5282
5283 return 0;
5284 }
5285
5286 void ath10k_wmi_detach(struct ath10k *ar)
5287 {
5288 int i;
5289
5290 /* free the host memory chunks requested by firmware */
5291 for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
5292 dma_free_coherent(ar->dev,
5293 ar->wmi.mem_chunks[i].len,
5294 ar->wmi.mem_chunks[i].vaddr,
5295 ar->wmi.mem_chunks[i].paddr);
5296 }
5297
5298 ar->wmi.num_mem_chunks = 0;
5299 }
Linux kernel - Deliverables
This page took 0.216214 seconds and 5 git commands to generate.