2 * Copyright (c) 2008-2009 Atheros Communications Inc.
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17 #include <linux/nl80211.h>
20 #define ATH_PCI_VERSION "0.1"
22 static char *dev_info
= "ath9k";
24 MODULE_AUTHOR("Atheros Communications");
25 MODULE_DESCRIPTION("Support for Atheros 802.11n wireless LAN cards.");
26 MODULE_SUPPORTED_DEVICE("Atheros 802.11n WLAN cards");
27 MODULE_LICENSE("Dual BSD/GPL");
29 static int modparam_nohwcrypt
;
30 module_param_named(nohwcrypt
, modparam_nohwcrypt
, int, 0444);
31 MODULE_PARM_DESC(nohwcrypt
, "Disable hardware encryption");
33 /* We use the hw_value as an index into our private channel structure */
35 #define CHAN2G(_freq, _idx) { \
36 .center_freq = (_freq), \
41 #define CHAN5G(_freq, _idx) { \
42 .band = IEEE80211_BAND_5GHZ, \
43 .center_freq = (_freq), \
48 /* Some 2 GHz radios are actually tunable on 2312-2732
49 * on 5 MHz steps, we support the channels which we know
50 * we have calibration data for all cards though to make
52 static struct ieee80211_channel ath9k_2ghz_chantable
[] = {
53 CHAN2G(2412, 0), /* Channel 1 */
54 CHAN2G(2417, 1), /* Channel 2 */
55 CHAN2G(2422, 2), /* Channel 3 */
56 CHAN2G(2427, 3), /* Channel 4 */
57 CHAN2G(2432, 4), /* Channel 5 */
58 CHAN2G(2437, 5), /* Channel 6 */
59 CHAN2G(2442, 6), /* Channel 7 */
60 CHAN2G(2447, 7), /* Channel 8 */
61 CHAN2G(2452, 8), /* Channel 9 */
62 CHAN2G(2457, 9), /* Channel 10 */
63 CHAN2G(2462, 10), /* Channel 11 */
64 CHAN2G(2467, 11), /* Channel 12 */
65 CHAN2G(2472, 12), /* Channel 13 */
66 CHAN2G(2484, 13), /* Channel 14 */
69 /* Some 5 GHz radios are actually tunable on XXXX-YYYY
70 * on 5 MHz steps, we support the channels which we know
71 * we have calibration data for all cards though to make
73 static struct ieee80211_channel ath9k_5ghz_chantable
[] = {
74 /* _We_ call this UNII 1 */
75 CHAN5G(5180, 14), /* Channel 36 */
76 CHAN5G(5200, 15), /* Channel 40 */
77 CHAN5G(5220, 16), /* Channel 44 */
78 CHAN5G(5240, 17), /* Channel 48 */
79 /* _We_ call this UNII 2 */
80 CHAN5G(5260, 18), /* Channel 52 */
81 CHAN5G(5280, 19), /* Channel 56 */
82 CHAN5G(5300, 20), /* Channel 60 */
83 CHAN5G(5320, 21), /* Channel 64 */
84 /* _We_ call this "Middle band" */
85 CHAN5G(5500, 22), /* Channel 100 */
86 CHAN5G(5520, 23), /* Channel 104 */
87 CHAN5G(5540, 24), /* Channel 108 */
88 CHAN5G(5560, 25), /* Channel 112 */
89 CHAN5G(5580, 26), /* Channel 116 */
90 CHAN5G(5600, 27), /* Channel 120 */
91 CHAN5G(5620, 28), /* Channel 124 */
92 CHAN5G(5640, 29), /* Channel 128 */
93 CHAN5G(5660, 30), /* Channel 132 */
94 CHAN5G(5680, 31), /* Channel 136 */
95 CHAN5G(5700, 32), /* Channel 140 */
96 /* _We_ call this UNII 3 */
97 CHAN5G(5745, 33), /* Channel 149 */
98 CHAN5G(5765, 34), /* Channel 153 */
99 CHAN5G(5785, 35), /* Channel 157 */
100 CHAN5G(5805, 36), /* Channel 161 */
101 CHAN5G(5825, 37), /* Channel 165 */
104 static void ath_cache_conf_rate(struct ath_softc
*sc
,
105 struct ieee80211_conf
*conf
)
107 switch (conf
->channel
->band
) {
108 case IEEE80211_BAND_2GHZ
:
109 if (conf_is_ht20(conf
))
111 sc
->hw_rate_table
[ATH9K_MODE_11NG_HT20
];
112 else if (conf_is_ht40_minus(conf
))
114 sc
->hw_rate_table
[ATH9K_MODE_11NG_HT40MINUS
];
115 else if (conf_is_ht40_plus(conf
))
117 sc
->hw_rate_table
[ATH9K_MODE_11NG_HT40PLUS
];
120 sc
->hw_rate_table
[ATH9K_MODE_11G
];
122 case IEEE80211_BAND_5GHZ
:
123 if (conf_is_ht20(conf
))
125 sc
->hw_rate_table
[ATH9K_MODE_11NA_HT20
];
126 else if (conf_is_ht40_minus(conf
))
128 sc
->hw_rate_table
[ATH9K_MODE_11NA_HT40MINUS
];
129 else if (conf_is_ht40_plus(conf
))
131 sc
->hw_rate_table
[ATH9K_MODE_11NA_HT40PLUS
];
134 sc
->hw_rate_table
[ATH9K_MODE_11A
];
142 static void ath_update_txpow(struct ath_softc
*sc
)
144 struct ath_hw
*ah
= sc
->sc_ah
;
147 if (sc
->curtxpow
!= sc
->config
.txpowlimit
) {
148 ath9k_hw_set_txpowerlimit(ah
, sc
->config
.txpowlimit
);
149 /* read back in case value is clamped */
150 ath9k_hw_getcapability(ah
, ATH9K_CAP_TXPOW
, 1, &txpow
);
151 sc
->curtxpow
= txpow
;
155 static u8
parse_mpdudensity(u8 mpdudensity
)
158 * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
159 * 0 for no restriction
168 switch (mpdudensity
) {
174 /* Our lower layer calculations limit our precision to
190 static void ath_setup_rates(struct ath_softc
*sc
, enum ieee80211_band band
)
192 const struct ath_rate_table
*rate_table
= NULL
;
193 struct ieee80211_supported_band
*sband
;
194 struct ieee80211_rate
*rate
;
198 case IEEE80211_BAND_2GHZ
:
199 rate_table
= sc
->hw_rate_table
[ATH9K_MODE_11G
];
201 case IEEE80211_BAND_5GHZ
:
202 rate_table
= sc
->hw_rate_table
[ATH9K_MODE_11A
];
208 if (rate_table
== NULL
)
211 sband
= &sc
->sbands
[band
];
212 rate
= sc
->rates
[band
];
214 if (rate_table
->rate_cnt
> ATH_RATE_MAX
)
215 maxrates
= ATH_RATE_MAX
;
217 maxrates
= rate_table
->rate_cnt
;
219 for (i
= 0; i
< maxrates
; i
++) {
220 rate
[i
].bitrate
= rate_table
->info
[i
].ratekbps
/ 100;
221 rate
[i
].hw_value
= rate_table
->info
[i
].ratecode
;
222 if (rate_table
->info
[i
].short_preamble
) {
223 rate
[i
].hw_value_short
= rate_table
->info
[i
].ratecode
|
224 rate_table
->info
[i
].short_preamble
;
225 rate
[i
].flags
= IEEE80211_RATE_SHORT_PREAMBLE
;
229 DPRINTF(sc
, ATH_DBG_CONFIG
, "Rate: %2dMbps, ratecode: %2d\n",
230 rate
[i
].bitrate
/ 10, rate
[i
].hw_value
);
235 * Set/change channels. If the channel is really being changed, it's done
236 * by reseting the chip. To accomplish this we must first cleanup any pending
237 * DMA, then restart stuff.
239 int ath_set_channel(struct ath_softc
*sc
, struct ieee80211_hw
*hw
,
240 struct ath9k_channel
*hchan
)
242 struct ath_hw
*ah
= sc
->sc_ah
;
243 bool fastcc
= true, stopped
;
244 struct ieee80211_channel
*channel
= hw
->conf
.channel
;
247 if (sc
->sc_flags
& SC_OP_INVALID
)
253 * This is only performed if the channel settings have
256 * To switch channels clear any pending DMA operations;
257 * wait long enough for the RX fifo to drain, reset the
258 * hardware at the new frequency, and then re-enable
259 * the relevant bits of the h/w.
261 ath9k_hw_set_interrupts(ah
, 0);
262 ath_drain_all_txq(sc
, false);
263 stopped
= ath_stoprecv(sc
);
265 /* XXX: do not flush receive queue here. We don't want
266 * to flush data frames already in queue because of
267 * changing channel. */
269 if (!stopped
|| (sc
->sc_flags
& SC_OP_FULL_RESET
))
272 DPRINTF(sc
, ATH_DBG_CONFIG
,
273 "(%u MHz) -> (%u MHz), chanwidth: %d\n",
274 sc
->sc_ah
->curchan
->channel
,
275 channel
->center_freq
, sc
->tx_chan_width
);
277 spin_lock_bh(&sc
->sc_resetlock
);
279 r
= ath9k_hw_reset(ah
, hchan
, fastcc
);
281 DPRINTF(sc
, ATH_DBG_FATAL
,
282 "Unable to reset channel (%u Mhz) "
284 channel
->center_freq
, r
);
285 spin_unlock_bh(&sc
->sc_resetlock
);
288 spin_unlock_bh(&sc
->sc_resetlock
);
290 sc
->sc_flags
&= ~SC_OP_FULL_RESET
;
292 if (ath_startrecv(sc
) != 0) {
293 DPRINTF(sc
, ATH_DBG_FATAL
,
294 "Unable to restart recv logic\n");
298 ath_cache_conf_rate(sc
, &hw
->conf
);
299 ath_update_txpow(sc
);
300 ath9k_hw_set_interrupts(ah
, sc
->imask
);
301 ath9k_ps_restore(sc
);
306 * This routine performs the periodic noise floor calibration function
307 * that is used to adjust and optimize the chip performance. This
308 * takes environmental changes (location, temperature) into account.
309 * When the task is complete, it reschedules itself depending on the
310 * appropriate interval that was calculated.
312 static void ath_ani_calibrate(unsigned long data
)
314 struct ath_softc
*sc
= (struct ath_softc
*)data
;
315 struct ath_hw
*ah
= sc
->sc_ah
;
316 bool longcal
= false;
317 bool shortcal
= false;
318 bool aniflag
= false;
319 unsigned int timestamp
= jiffies_to_msecs(jiffies
);
320 u32 cal_interval
, short_cal_interval
;
322 short_cal_interval
= (ah
->opmode
== NL80211_IFTYPE_AP
) ?
323 ATH_AP_SHORT_CALINTERVAL
: ATH_STA_SHORT_CALINTERVAL
;
326 * don't calibrate when we're scanning.
327 * we are most likely not on our home channel.
329 if (sc
->sc_flags
& SC_OP_SCANNING
)
332 /* Only calibrate if awake */
333 if (sc
->sc_ah
->power_mode
!= ATH9K_PM_AWAKE
)
338 /* Long calibration runs independently of short calibration. */
339 if ((timestamp
- sc
->ani
.longcal_timer
) >= ATH_LONG_CALINTERVAL
) {
341 DPRINTF(sc
, ATH_DBG_ANI
, "longcal @%lu\n", jiffies
);
342 sc
->ani
.longcal_timer
= timestamp
;
345 /* Short calibration applies only while caldone is false */
346 if (!sc
->ani
.caldone
) {
347 if ((timestamp
- sc
->ani
.shortcal_timer
) >= short_cal_interval
) {
349 DPRINTF(sc
, ATH_DBG_ANI
, "shortcal @%lu\n", jiffies
);
350 sc
->ani
.shortcal_timer
= timestamp
;
351 sc
->ani
.resetcal_timer
= timestamp
;
354 if ((timestamp
- sc
->ani
.resetcal_timer
) >=
355 ATH_RESTART_CALINTERVAL
) {
356 sc
->ani
.caldone
= ath9k_hw_reset_calvalid(ah
);
358 sc
->ani
.resetcal_timer
= timestamp
;
362 /* Verify whether we must check ANI */
363 if ((timestamp
- sc
->ani
.checkani_timer
) >= ATH_ANI_POLLINTERVAL
) {
365 sc
->ani
.checkani_timer
= timestamp
;
368 /* Skip all processing if there's nothing to do. */
369 if (longcal
|| shortcal
|| aniflag
) {
370 /* Call ANI routine if necessary */
372 ath9k_hw_ani_monitor(ah
, &sc
->nodestats
, ah
->curchan
);
374 /* Perform calibration if necessary */
375 if (longcal
|| shortcal
) {
376 sc
->ani
.caldone
= ath9k_hw_calibrate(ah
, ah
->curchan
,
377 sc
->rx_chainmask
, longcal
);
380 sc
->ani
.noise_floor
= ath9k_hw_getchan_noise(ah
,
383 DPRINTF(sc
, ATH_DBG_ANI
," calibrate chan %u/%x nf: %d\n",
384 ah
->curchan
->channel
, ah
->curchan
->channelFlags
,
385 sc
->ani
.noise_floor
);
389 ath9k_ps_restore(sc
);
393 * Set timer interval based on previous results.
394 * The interval must be the shortest necessary to satisfy ANI,
395 * short calibration and long calibration.
397 cal_interval
= ATH_LONG_CALINTERVAL
;
398 if (sc
->sc_ah
->config
.enable_ani
)
399 cal_interval
= min(cal_interval
, (u32
)ATH_ANI_POLLINTERVAL
);
400 if (!sc
->ani
.caldone
)
401 cal_interval
= min(cal_interval
, (u32
)short_cal_interval
);
403 mod_timer(&sc
->ani
.timer
, jiffies
+ msecs_to_jiffies(cal_interval
));
406 static void ath_start_ani(struct ath_softc
*sc
)
408 unsigned long timestamp
= jiffies_to_msecs(jiffies
);
410 sc
->ani
.longcal_timer
= timestamp
;
411 sc
->ani
.shortcal_timer
= timestamp
;
412 sc
->ani
.checkani_timer
= timestamp
;
414 mod_timer(&sc
->ani
.timer
,
415 jiffies
+ msecs_to_jiffies(ATH_ANI_POLLINTERVAL
));
419 * Update tx/rx chainmask. For legacy association,
420 * hard code chainmask to 1x1, for 11n association, use
421 * the chainmask configuration, for bt coexistence, use
422 * the chainmask configuration even in legacy mode.
424 void ath_update_chainmask(struct ath_softc
*sc
, int is_ht
)
427 (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_BT_COEX
)) {
428 sc
->tx_chainmask
= sc
->sc_ah
->caps
.tx_chainmask
;
429 sc
->rx_chainmask
= sc
->sc_ah
->caps
.rx_chainmask
;
431 sc
->tx_chainmask
= 1;
432 sc
->rx_chainmask
= 1;
435 DPRINTF(sc
, ATH_DBG_CONFIG
, "tx chmask: %d, rx chmask: %d\n",
436 sc
->tx_chainmask
, sc
->rx_chainmask
);
439 static void ath_node_attach(struct ath_softc
*sc
, struct ieee80211_sta
*sta
)
443 an
= (struct ath_node
*)sta
->drv_priv
;
445 if (sc
->sc_flags
& SC_OP_TXAGGR
) {
446 ath_tx_node_init(sc
, an
);
447 an
->maxampdu
= 1 << (IEEE80211_HTCAP_MAXRXAMPDU_FACTOR
+
448 sta
->ht_cap
.ampdu_factor
);
449 an
->mpdudensity
= parse_mpdudensity(sta
->ht_cap
.ampdu_density
);
453 static void ath_node_detach(struct ath_softc
*sc
, struct ieee80211_sta
*sta
)
455 struct ath_node
*an
= (struct ath_node
*)sta
->drv_priv
;
457 if (sc
->sc_flags
& SC_OP_TXAGGR
)
458 ath_tx_node_cleanup(sc
, an
);
461 static void ath9k_tasklet(unsigned long data
)
463 struct ath_softc
*sc
= (struct ath_softc
*)data
;
464 u32 status
= sc
->intrstatus
;
468 if (status
& ATH9K_INT_FATAL
) {
469 ath_reset(sc
, false);
470 ath9k_ps_restore(sc
);
474 if (status
& (ATH9K_INT_RX
| ATH9K_INT_RXEOL
| ATH9K_INT_RXORN
)) {
475 spin_lock_bh(&sc
->rx
.rxflushlock
);
476 ath_rx_tasklet(sc
, 0);
477 spin_unlock_bh(&sc
->rx
.rxflushlock
);
480 if (status
& ATH9K_INT_TX
)
483 if ((status
& ATH9K_INT_TSFOOR
) &&
484 (sc
->hw
->conf
.flags
& IEEE80211_CONF_PS
)) {
486 * TSF sync does not look correct; remain awake to sync with
489 DPRINTF(sc
, ATH_DBG_PS
, "TSFOOR - Sync with next Beacon\n");
490 sc
->sc_flags
|= SC_OP_WAIT_FOR_BEACON
| SC_OP_BEACON_SYNC
;
493 /* re-enable hardware interrupt */
494 ath9k_hw_set_interrupts(sc
->sc_ah
, sc
->imask
);
495 ath9k_ps_restore(sc
);
498 irqreturn_t
ath_isr(int irq
, void *dev
)
500 #define SCHED_INTR ( \
510 struct ath_softc
*sc
= dev
;
511 struct ath_hw
*ah
= sc
->sc_ah
;
512 enum ath9k_int status
;
516 * The hardware is not ready/present, don't
517 * touch anything. Note this can happen early
518 * on if the IRQ is shared.
520 if (sc
->sc_flags
& SC_OP_INVALID
)
524 /* shared irq, not for us */
526 if (!ath9k_hw_intrpend(ah
))
530 * Figure out the reason(s) for the interrupt. Note
531 * that the hal returns a pseudo-ISR that may include
532 * bits we haven't explicitly enabled so we mask the
533 * value to insure we only process bits we requested.
535 ath9k_hw_getisr(ah
, &status
); /* NB: clears ISR too */
536 status
&= sc
->imask
; /* discard unasked-for bits */
539 * If there are no status bits set, then this interrupt was not
540 * for me (should have been caught above).
545 /* Cache the status */
546 sc
->intrstatus
= status
;
548 if (status
& SCHED_INTR
)
552 * If a FATAL or RXORN interrupt is received, we have to reset the
555 if (status
& (ATH9K_INT_FATAL
| ATH9K_INT_RXORN
))
558 if (status
& ATH9K_INT_SWBA
)
559 tasklet_schedule(&sc
->bcon_tasklet
);
561 if (status
& ATH9K_INT_TXURN
)
562 ath9k_hw_updatetxtriglevel(ah
, true);
564 if (status
& ATH9K_INT_MIB
) {
566 * Disable interrupts until we service the MIB
567 * interrupt; otherwise it will continue to
570 ath9k_hw_set_interrupts(ah
, 0);
572 * Let the hal handle the event. We assume
573 * it will clear whatever condition caused
576 ath9k_hw_procmibevent(ah
, &sc
->nodestats
);
577 ath9k_hw_set_interrupts(ah
, sc
->imask
);
580 if (!(ah
->caps
.hw_caps
& ATH9K_HW_CAP_AUTOSLEEP
))
581 if (status
& ATH9K_INT_TIM_TIMER
) {
582 /* Clear RxAbort bit so that we can
584 ath9k_hw_setpower(ah
, ATH9K_PM_AWAKE
);
585 ath9k_hw_setrxabort(sc
->sc_ah
, 0);
586 sc
->sc_flags
|= SC_OP_WAIT_FOR_BEACON
;
591 ath_debug_stat_interrupt(sc
, status
);
594 /* turn off every interrupt except SWBA */
595 ath9k_hw_set_interrupts(ah
, (sc
->imask
& ATH9K_INT_SWBA
));
596 tasklet_schedule(&sc
->intr_tq
);
604 static u32
ath_get_extchanmode(struct ath_softc
*sc
,
605 struct ieee80211_channel
*chan
,
606 enum nl80211_channel_type channel_type
)
610 switch (chan
->band
) {
611 case IEEE80211_BAND_2GHZ
:
612 switch(channel_type
) {
613 case NL80211_CHAN_NO_HT
:
614 case NL80211_CHAN_HT20
:
615 chanmode
= CHANNEL_G_HT20
;
617 case NL80211_CHAN_HT40PLUS
:
618 chanmode
= CHANNEL_G_HT40PLUS
;
620 case NL80211_CHAN_HT40MINUS
:
621 chanmode
= CHANNEL_G_HT40MINUS
;
625 case IEEE80211_BAND_5GHZ
:
626 switch(channel_type
) {
627 case NL80211_CHAN_NO_HT
:
628 case NL80211_CHAN_HT20
:
629 chanmode
= CHANNEL_A_HT20
;
631 case NL80211_CHAN_HT40PLUS
:
632 chanmode
= CHANNEL_A_HT40PLUS
;
634 case NL80211_CHAN_HT40MINUS
:
635 chanmode
= CHANNEL_A_HT40MINUS
;
646 static int ath_setkey_tkip(struct ath_softc
*sc
, u16 keyix
, const u8
*key
,
647 struct ath9k_keyval
*hk
, const u8
*addr
,
653 key_txmic
= key
+ NL80211_TKIP_DATA_OFFSET_TX_MIC_KEY
;
654 key_rxmic
= key
+ NL80211_TKIP_DATA_OFFSET_RX_MIC_KEY
;
658 * Group key installation - only two key cache entries are used
659 * regardless of splitmic capability since group key is only
660 * used either for TX or RX.
663 memcpy(hk
->kv_mic
, key_txmic
, sizeof(hk
->kv_mic
));
664 memcpy(hk
->kv_txmic
, key_txmic
, sizeof(hk
->kv_mic
));
666 memcpy(hk
->kv_mic
, key_rxmic
, sizeof(hk
->kv_mic
));
667 memcpy(hk
->kv_txmic
, key_rxmic
, sizeof(hk
->kv_mic
));
669 return ath9k_hw_set_keycache_entry(sc
->sc_ah
, keyix
, hk
, addr
);
672 /* TX and RX keys share the same key cache entry. */
673 memcpy(hk
->kv_mic
, key_rxmic
, sizeof(hk
->kv_mic
));
674 memcpy(hk
->kv_txmic
, key_txmic
, sizeof(hk
->kv_txmic
));
675 return ath9k_hw_set_keycache_entry(sc
->sc_ah
, keyix
, hk
, addr
);
678 /* Separate key cache entries for TX and RX */
680 /* TX key goes at first index, RX key at +32. */
681 memcpy(hk
->kv_mic
, key_txmic
, sizeof(hk
->kv_mic
));
682 if (!ath9k_hw_set_keycache_entry(sc
->sc_ah
, keyix
, hk
, NULL
)) {
683 /* TX MIC entry failed. No need to proceed further */
684 DPRINTF(sc
, ATH_DBG_FATAL
,
685 "Setting TX MIC Key Failed\n");
689 memcpy(hk
->kv_mic
, key_rxmic
, sizeof(hk
->kv_mic
));
690 /* XXX delete tx key on failure? */
691 return ath9k_hw_set_keycache_entry(sc
->sc_ah
, keyix
+ 32, hk
, addr
);
694 static int ath_reserve_key_cache_slot_tkip(struct ath_softc
*sc
)
698 for (i
= IEEE80211_WEP_NKID
; i
< sc
->keymax
/ 2; i
++) {
699 if (test_bit(i
, sc
->keymap
) ||
700 test_bit(i
+ 64, sc
->keymap
))
701 continue; /* At least one part of TKIP key allocated */
703 (test_bit(i
+ 32, sc
->keymap
) ||
704 test_bit(i
+ 64 + 32, sc
->keymap
)))
705 continue; /* At least one part of TKIP key allocated */
707 /* Found a free slot for a TKIP key */
713 static int ath_reserve_key_cache_slot(struct ath_softc
*sc
)
717 /* First, try to find slots that would not be available for TKIP. */
719 for (i
= IEEE80211_WEP_NKID
; i
< sc
->keymax
/ 4; i
++) {
720 if (!test_bit(i
, sc
->keymap
) &&
721 (test_bit(i
+ 32, sc
->keymap
) ||
722 test_bit(i
+ 64, sc
->keymap
) ||
723 test_bit(i
+ 64 + 32, sc
->keymap
)))
725 if (!test_bit(i
+ 32, sc
->keymap
) &&
726 (test_bit(i
, sc
->keymap
) ||
727 test_bit(i
+ 64, sc
->keymap
) ||
728 test_bit(i
+ 64 + 32, sc
->keymap
)))
730 if (!test_bit(i
+ 64, sc
->keymap
) &&
731 (test_bit(i
, sc
->keymap
) ||
732 test_bit(i
+ 32, sc
->keymap
) ||
733 test_bit(i
+ 64 + 32, sc
->keymap
)))
735 if (!test_bit(i
+ 64 + 32, sc
->keymap
) &&
736 (test_bit(i
, sc
->keymap
) ||
737 test_bit(i
+ 32, sc
->keymap
) ||
738 test_bit(i
+ 64, sc
->keymap
)))
742 for (i
= IEEE80211_WEP_NKID
; i
< sc
->keymax
/ 2; i
++) {
743 if (!test_bit(i
, sc
->keymap
) &&
744 test_bit(i
+ 64, sc
->keymap
))
746 if (test_bit(i
, sc
->keymap
) &&
747 !test_bit(i
+ 64, sc
->keymap
))
752 /* No partially used TKIP slots, pick any available slot */
753 for (i
= IEEE80211_WEP_NKID
; i
< sc
->keymax
; i
++) {
754 /* Do not allow slots that could be needed for TKIP group keys
755 * to be used. This limitation could be removed if we know that
756 * TKIP will not be used. */
757 if (i
>= 64 && i
< 64 + IEEE80211_WEP_NKID
)
760 if (i
>= 32 && i
< 32 + IEEE80211_WEP_NKID
)
762 if (i
>= 64 + 32 && i
< 64 + 32 + IEEE80211_WEP_NKID
)
766 if (!test_bit(i
, sc
->keymap
))
767 return i
; /* Found a free slot for a key */
770 /* No free slot found */
774 static int ath_key_config(struct ath_softc
*sc
,
775 struct ieee80211_vif
*vif
,
776 struct ieee80211_sta
*sta
,
777 struct ieee80211_key_conf
*key
)
779 struct ath9k_keyval hk
;
780 const u8
*mac
= NULL
;
784 memset(&hk
, 0, sizeof(hk
));
788 hk
.kv_type
= ATH9K_CIPHER_WEP
;
791 hk
.kv_type
= ATH9K_CIPHER_TKIP
;
794 hk
.kv_type
= ATH9K_CIPHER_AES_CCM
;
800 hk
.kv_len
= key
->keylen
;
801 memcpy(hk
.kv_val
, key
->key
, key
->keylen
);
803 if (!(key
->flags
& IEEE80211_KEY_FLAG_PAIRWISE
)) {
804 /* For now, use the default keys for broadcast keys. This may
805 * need to change with virtual interfaces. */
807 } else if (key
->keyidx
) {
812 if (vif
->type
!= NL80211_IFTYPE_AP
) {
813 /* Only keyidx 0 should be used with unicast key, but
814 * allow this for client mode for now. */
823 if (key
->alg
== ALG_TKIP
)
824 idx
= ath_reserve_key_cache_slot_tkip(sc
);
826 idx
= ath_reserve_key_cache_slot(sc
);
828 return -ENOSPC
; /* no free key cache entries */
831 if (key
->alg
== ALG_TKIP
)
832 ret
= ath_setkey_tkip(sc
, idx
, key
->key
, &hk
, mac
,
833 vif
->type
== NL80211_IFTYPE_AP
);
835 ret
= ath9k_hw_set_keycache_entry(sc
->sc_ah
, idx
, &hk
, mac
);
840 set_bit(idx
, sc
->keymap
);
841 if (key
->alg
== ALG_TKIP
) {
842 set_bit(idx
+ 64, sc
->keymap
);
844 set_bit(idx
+ 32, sc
->keymap
);
845 set_bit(idx
+ 64 + 32, sc
->keymap
);
852 static void ath_key_delete(struct ath_softc
*sc
, struct ieee80211_key_conf
*key
)
854 ath9k_hw_keyreset(sc
->sc_ah
, key
->hw_key_idx
);
855 if (key
->hw_key_idx
< IEEE80211_WEP_NKID
)
858 clear_bit(key
->hw_key_idx
, sc
->keymap
);
859 if (key
->alg
!= ALG_TKIP
)
862 clear_bit(key
->hw_key_idx
+ 64, sc
->keymap
);
864 clear_bit(key
->hw_key_idx
+ 32, sc
->keymap
);
865 clear_bit(key
->hw_key_idx
+ 64 + 32, sc
->keymap
);
869 static void setup_ht_cap(struct ath_softc
*sc
,
870 struct ieee80211_sta_ht_cap
*ht_info
)
872 #define ATH9K_HT_CAP_MAXRXAMPDU_65536 0x3 /* 2 ^ 16 */
873 #define ATH9K_HT_CAP_MPDUDENSITY_8 0x6 /* 8 usec */
875 ht_info
->ht_supported
= true;
876 ht_info
->cap
= IEEE80211_HT_CAP_SUP_WIDTH_20_40
|
877 IEEE80211_HT_CAP_SM_PS
|
878 IEEE80211_HT_CAP_SGI_40
|
879 IEEE80211_HT_CAP_DSSSCCK40
;
881 ht_info
->ampdu_factor
= ATH9K_HT_CAP_MAXRXAMPDU_65536
;
882 ht_info
->ampdu_density
= ATH9K_HT_CAP_MPDUDENSITY_8
;
884 /* set up supported mcs set */
885 memset(&ht_info
->mcs
, 0, sizeof(ht_info
->mcs
));
887 switch(sc
->rx_chainmask
) {
889 ht_info
->mcs
.rx_mask
[0] = 0xff;
895 ht_info
->mcs
.rx_mask
[0] = 0xff;
896 ht_info
->mcs
.rx_mask
[1] = 0xff;
900 ht_info
->mcs
.tx_params
= IEEE80211_HT_MCS_TX_DEFINED
;
903 static void ath9k_bss_assoc_info(struct ath_softc
*sc
,
904 struct ieee80211_vif
*vif
,
905 struct ieee80211_bss_conf
*bss_conf
)
907 struct ath_vif
*avp
= (void *)vif
->drv_priv
;
909 if (bss_conf
->assoc
) {
910 DPRINTF(sc
, ATH_DBG_CONFIG
, "Bss Info ASSOC %d, bssid: %pM\n",
911 bss_conf
->aid
, sc
->curbssid
);
913 /* New association, store aid */
914 if (avp
->av_opmode
== NL80211_IFTYPE_STATION
) {
915 sc
->curaid
= bss_conf
->aid
;
916 ath9k_hw_write_associd(sc
);
919 * Request a re-configuration of Beacon related timers
920 * on the receipt of the first Beacon frame (i.e.,
921 * after time sync with the AP).
923 sc
->sc_flags
|= SC_OP_BEACON_SYNC
;
926 /* Configure the beacon */
927 ath_beacon_config(sc
, vif
);
929 /* Reset rssi stats */
930 sc
->nodestats
.ns_avgbrssi
= ATH_RSSI_DUMMY_MARKER
;
931 sc
->nodestats
.ns_avgrssi
= ATH_RSSI_DUMMY_MARKER
;
932 sc
->nodestats
.ns_avgtxrssi
= ATH_RSSI_DUMMY_MARKER
;
933 sc
->nodestats
.ns_avgtxrate
= ATH_RATE_DUMMY_MARKER
;
937 DPRINTF(sc
, ATH_DBG_CONFIG
, "Bss Info DISASSOC\n");
942 /********************************/
944 /********************************/
946 static void ath_led_blink_work(struct work_struct
*work
)
948 struct ath_softc
*sc
= container_of(work
, struct ath_softc
,
949 ath_led_blink_work
.work
);
951 if (!(sc
->sc_flags
& SC_OP_LED_ASSOCIATED
))
954 if ((sc
->led_on_duration
== ATH_LED_ON_DURATION_IDLE
) ||
955 (sc
->led_off_duration
== ATH_LED_OFF_DURATION_IDLE
))
956 ath9k_hw_set_gpio(sc
->sc_ah
, ATH_LED_PIN
, 0);
958 ath9k_hw_set_gpio(sc
->sc_ah
, ATH_LED_PIN
,
959 (sc
->sc_flags
& SC_OP_LED_ON
) ? 1 : 0);
961 queue_delayed_work(sc
->hw
->workqueue
, &sc
->ath_led_blink_work
,
962 (sc
->sc_flags
& SC_OP_LED_ON
) ?
963 msecs_to_jiffies(sc
->led_off_duration
) :
964 msecs_to_jiffies(sc
->led_on_duration
));
966 sc
->led_on_duration
= sc
->led_on_cnt
?
967 max((ATH_LED_ON_DURATION_IDLE
- sc
->led_on_cnt
), 25) :
968 ATH_LED_ON_DURATION_IDLE
;
969 sc
->led_off_duration
= sc
->led_off_cnt
?
970 max((ATH_LED_OFF_DURATION_IDLE
- sc
->led_off_cnt
), 10) :
971 ATH_LED_OFF_DURATION_IDLE
;
972 sc
->led_on_cnt
= sc
->led_off_cnt
= 0;
973 if (sc
->sc_flags
& SC_OP_LED_ON
)
974 sc
->sc_flags
&= ~SC_OP_LED_ON
;
976 sc
->sc_flags
|= SC_OP_LED_ON
;
979 static void ath_led_brightness(struct led_classdev
*led_cdev
,
980 enum led_brightness brightness
)
982 struct ath_led
*led
= container_of(led_cdev
, struct ath_led
, led_cdev
);
983 struct ath_softc
*sc
= led
->sc
;
985 switch (brightness
) {
987 if (led
->led_type
== ATH_LED_ASSOC
||
988 led
->led_type
== ATH_LED_RADIO
) {
989 ath9k_hw_set_gpio(sc
->sc_ah
, ATH_LED_PIN
,
990 (led
->led_type
== ATH_LED_RADIO
));
991 sc
->sc_flags
&= ~SC_OP_LED_ASSOCIATED
;
992 if (led
->led_type
== ATH_LED_RADIO
)
993 sc
->sc_flags
&= ~SC_OP_LED_ON
;
999 if (led
->led_type
== ATH_LED_ASSOC
) {
1000 sc
->sc_flags
|= SC_OP_LED_ASSOCIATED
;
1001 queue_delayed_work(sc
->hw
->workqueue
,
1002 &sc
->ath_led_blink_work
, 0);
1003 } else if (led
->led_type
== ATH_LED_RADIO
) {
1004 ath9k_hw_set_gpio(sc
->sc_ah
, ATH_LED_PIN
, 0);
1005 sc
->sc_flags
|= SC_OP_LED_ON
;
1015 static int ath_register_led(struct ath_softc
*sc
, struct ath_led
*led
,
1021 led
->led_cdev
.name
= led
->name
;
1022 led
->led_cdev
.default_trigger
= trigger
;
1023 led
->led_cdev
.brightness_set
= ath_led_brightness
;
1025 ret
= led_classdev_register(wiphy_dev(sc
->hw
->wiphy
), &led
->led_cdev
);
1027 DPRINTF(sc
, ATH_DBG_FATAL
,
1028 "Failed to register led:%s", led
->name
);
1030 led
->registered
= 1;
1034 static void ath_unregister_led(struct ath_led
*led
)
1036 if (led
->registered
) {
1037 led_classdev_unregister(&led
->led_cdev
);
1038 led
->registered
= 0;
1042 static void ath_deinit_leds(struct ath_softc
*sc
)
1044 cancel_delayed_work_sync(&sc
->ath_led_blink_work
);
1045 ath_unregister_led(&sc
->assoc_led
);
1046 sc
->sc_flags
&= ~SC_OP_LED_ASSOCIATED
;
1047 ath_unregister_led(&sc
->tx_led
);
1048 ath_unregister_led(&sc
->rx_led
);
1049 ath_unregister_led(&sc
->radio_led
);
1050 ath9k_hw_set_gpio(sc
->sc_ah
, ATH_LED_PIN
, 1);
1053 static void ath_init_leds(struct ath_softc
*sc
)
1058 /* Configure gpio 1 for output */
1059 ath9k_hw_cfg_output(sc
->sc_ah
, ATH_LED_PIN
,
1060 AR_GPIO_OUTPUT_MUX_AS_OUTPUT
);
1061 /* LED off, active low */
1062 ath9k_hw_set_gpio(sc
->sc_ah
, ATH_LED_PIN
, 1);
1064 INIT_DELAYED_WORK(&sc
->ath_led_blink_work
, ath_led_blink_work
);
1066 trigger
= ieee80211_get_radio_led_name(sc
->hw
);
1067 snprintf(sc
->radio_led
.name
, sizeof(sc
->radio_led
.name
),
1068 "ath9k-%s::radio", wiphy_name(sc
->hw
->wiphy
));
1069 ret
= ath_register_led(sc
, &sc
->radio_led
, trigger
);
1070 sc
->radio_led
.led_type
= ATH_LED_RADIO
;
1074 trigger
= ieee80211_get_assoc_led_name(sc
->hw
);
1075 snprintf(sc
->assoc_led
.name
, sizeof(sc
->assoc_led
.name
),
1076 "ath9k-%s::assoc", wiphy_name(sc
->hw
->wiphy
));
1077 ret
= ath_register_led(sc
, &sc
->assoc_led
, trigger
);
1078 sc
->assoc_led
.led_type
= ATH_LED_ASSOC
;
1082 trigger
= ieee80211_get_tx_led_name(sc
->hw
);
1083 snprintf(sc
->tx_led
.name
, sizeof(sc
->tx_led
.name
),
1084 "ath9k-%s::tx", wiphy_name(sc
->hw
->wiphy
));
1085 ret
= ath_register_led(sc
, &sc
->tx_led
, trigger
);
1086 sc
->tx_led
.led_type
= ATH_LED_TX
;
1090 trigger
= ieee80211_get_rx_led_name(sc
->hw
);
1091 snprintf(sc
->rx_led
.name
, sizeof(sc
->rx_led
.name
),
1092 "ath9k-%s::rx", wiphy_name(sc
->hw
->wiphy
));
1093 ret
= ath_register_led(sc
, &sc
->rx_led
, trigger
);
1094 sc
->rx_led
.led_type
= ATH_LED_RX
;
1101 ath_deinit_leds(sc
);
1104 void ath_radio_enable(struct ath_softc
*sc
)
1106 struct ath_hw
*ah
= sc
->sc_ah
;
1107 struct ieee80211_channel
*channel
= sc
->hw
->conf
.channel
;
1110 ath9k_ps_wakeup(sc
);
1111 ath9k_hw_configpcipowersave(ah
, 0);
1113 spin_lock_bh(&sc
->sc_resetlock
);
1114 r
= ath9k_hw_reset(ah
, ah
->curchan
, false);
1116 DPRINTF(sc
, ATH_DBG_FATAL
,
1117 "Unable to reset channel %u (%uMhz) ",
1118 "reset status %d\n",
1119 channel
->center_freq
, r
);
1121 spin_unlock_bh(&sc
->sc_resetlock
);
1123 ath_update_txpow(sc
);
1124 if (ath_startrecv(sc
) != 0) {
1125 DPRINTF(sc
, ATH_DBG_FATAL
,
1126 "Unable to restart recv logic\n");
1130 if (sc
->sc_flags
& SC_OP_BEACONS
)
1131 ath_beacon_config(sc
, NULL
); /* restart beacons */
1133 /* Re-Enable interrupts */
1134 ath9k_hw_set_interrupts(ah
, sc
->imask
);
1137 ath9k_hw_cfg_output(ah
, ATH_LED_PIN
,
1138 AR_GPIO_OUTPUT_MUX_AS_OUTPUT
);
1139 ath9k_hw_set_gpio(ah
, ATH_LED_PIN
, 0);
1141 ieee80211_wake_queues(sc
->hw
);
1142 ath9k_ps_restore(sc
);
1145 void ath_radio_disable(struct ath_softc
*sc
)
1147 struct ath_hw
*ah
= sc
->sc_ah
;
1148 struct ieee80211_channel
*channel
= sc
->hw
->conf
.channel
;
1151 ath9k_ps_wakeup(sc
);
1152 ieee80211_stop_queues(sc
->hw
);
1155 ath9k_hw_set_gpio(ah
, ATH_LED_PIN
, 1);
1156 ath9k_hw_cfg_gpio_input(ah
, ATH_LED_PIN
);
1158 /* Disable interrupts */
1159 ath9k_hw_set_interrupts(ah
, 0);
1161 ath_drain_all_txq(sc
, false); /* clear pending tx frames */
1162 ath_stoprecv(sc
); /* turn off frame recv */
1163 ath_flushrecv(sc
); /* flush recv queue */
1165 spin_lock_bh(&sc
->sc_resetlock
);
1166 r
= ath9k_hw_reset(ah
, ah
->curchan
, false);
1168 DPRINTF(sc
, ATH_DBG_FATAL
,
1169 "Unable to reset channel %u (%uMhz) "
1170 "reset status %d\n",
1171 channel
->center_freq
, r
);
1173 spin_unlock_bh(&sc
->sc_resetlock
);
1175 ath9k_hw_phy_disable(ah
);
1176 ath9k_hw_configpcipowersave(ah
, 1);
1177 ath9k_hw_setpower(ah
, ATH9K_PM_FULL_SLEEP
);
1178 ath9k_ps_restore(sc
);
1181 #if defined(CONFIG_RFKILL) || defined(CONFIG_RFKILL_MODULE)
1183 /*******************/
1185 /*******************/
1187 static bool ath_is_rfkill_set(struct ath_softc
*sc
)
1189 struct ath_hw
*ah
= sc
->sc_ah
;
1191 return ath9k_hw_gpio_get(ah
, ah
->rfkill_gpio
) ==
1192 ah
->rfkill_polarity
;
1195 /* h/w rfkill poll function */
1196 static void ath_rfkill_poll(struct work_struct
*work
)
1198 struct ath_softc
*sc
= container_of(work
, struct ath_softc
,
1199 rf_kill
.rfkill_poll
.work
);
1202 if (sc
->sc_flags
& SC_OP_INVALID
)
1205 radio_on
= !ath_is_rfkill_set(sc
);
1208 * enable/disable radio only when there is a
1209 * state change in RF switch
1211 if (radio_on
== !!(sc
->sc_flags
& SC_OP_RFKILL_HW_BLOCKED
)) {
1212 enum rfkill_state state
;
1214 if (sc
->sc_flags
& SC_OP_RFKILL_SW_BLOCKED
) {
1215 state
= radio_on
? RFKILL_STATE_SOFT_BLOCKED
1216 : RFKILL_STATE_HARD_BLOCKED
;
1217 } else if (radio_on
) {
1218 ath_radio_enable(sc
);
1219 state
= RFKILL_STATE_UNBLOCKED
;
1221 ath_radio_disable(sc
);
1222 state
= RFKILL_STATE_HARD_BLOCKED
;
1225 if (state
== RFKILL_STATE_HARD_BLOCKED
)
1226 sc
->sc_flags
|= SC_OP_RFKILL_HW_BLOCKED
;
1228 sc
->sc_flags
&= ~SC_OP_RFKILL_HW_BLOCKED
;
1230 rfkill_force_state(sc
->rf_kill
.rfkill
, state
);
1233 queue_delayed_work(sc
->hw
->workqueue
, &sc
->rf_kill
.rfkill_poll
,
1234 msecs_to_jiffies(ATH_RFKILL_POLL_INTERVAL
));
1237 /* s/w rfkill handler */
1238 static int ath_sw_toggle_radio(void *data
, enum rfkill_state state
)
1240 struct ath_softc
*sc
= data
;
1243 case RFKILL_STATE_SOFT_BLOCKED
:
1244 if (!(sc
->sc_flags
& (SC_OP_RFKILL_HW_BLOCKED
|
1245 SC_OP_RFKILL_SW_BLOCKED
)))
1246 ath_radio_disable(sc
);
1247 sc
->sc_flags
|= SC_OP_RFKILL_SW_BLOCKED
;
1249 case RFKILL_STATE_UNBLOCKED
:
1250 if ((sc
->sc_flags
& SC_OP_RFKILL_SW_BLOCKED
)) {
1251 sc
->sc_flags
&= ~SC_OP_RFKILL_SW_BLOCKED
;
1252 if (sc
->sc_flags
& SC_OP_RFKILL_HW_BLOCKED
) {
1253 DPRINTF(sc
, ATH_DBG_FATAL
, "Can't turn on the"
1254 "radio as it is disabled by h/w\n");
1257 ath_radio_enable(sc
);
1265 /* Init s/w rfkill */
1266 static int ath_init_sw_rfkill(struct ath_softc
*sc
)
1268 sc
->rf_kill
.rfkill
= rfkill_allocate(wiphy_dev(sc
->hw
->wiphy
),
1270 if (!sc
->rf_kill
.rfkill
) {
1271 DPRINTF(sc
, ATH_DBG_FATAL
, "Failed to allocate rfkill\n");
1275 snprintf(sc
->rf_kill
.rfkill_name
, sizeof(sc
->rf_kill
.rfkill_name
),
1276 "ath9k-%s::rfkill", wiphy_name(sc
->hw
->wiphy
));
1277 sc
->rf_kill
.rfkill
->name
= sc
->rf_kill
.rfkill_name
;
1278 sc
->rf_kill
.rfkill
->data
= sc
;
1279 sc
->rf_kill
.rfkill
->toggle_radio
= ath_sw_toggle_radio
;
1280 sc
->rf_kill
.rfkill
->state
= RFKILL_STATE_UNBLOCKED
;
1285 /* Deinitialize rfkill */
1286 static void ath_deinit_rfkill(struct ath_softc
*sc
)
1288 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_RFSILENT
)
1289 cancel_delayed_work_sync(&sc
->rf_kill
.rfkill_poll
);
1291 if (sc
->sc_flags
& SC_OP_RFKILL_REGISTERED
) {
1292 rfkill_unregister(sc
->rf_kill
.rfkill
);
1293 sc
->sc_flags
&= ~SC_OP_RFKILL_REGISTERED
;
1294 sc
->rf_kill
.rfkill
= NULL
;
1298 static int ath_start_rfkill_poll(struct ath_softc
*sc
)
1300 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_RFSILENT
)
1301 queue_delayed_work(sc
->hw
->workqueue
,
1302 &sc
->rf_kill
.rfkill_poll
, 0);
1304 if (!(sc
->sc_flags
& SC_OP_RFKILL_REGISTERED
)) {
1305 if (rfkill_register(sc
->rf_kill
.rfkill
)) {
1306 DPRINTF(sc
, ATH_DBG_FATAL
,
1307 "Unable to register rfkill\n");
1308 rfkill_free(sc
->rf_kill
.rfkill
);
1310 /* Deinitialize the device */
1314 sc
->sc_flags
|= SC_OP_RFKILL_REGISTERED
;
1320 #endif /* CONFIG_RFKILL */
1322 void ath_cleanup(struct ath_softc
*sc
)
1325 free_irq(sc
->irq
, sc
);
1326 ath_bus_cleanup(sc
);
1327 kfree(sc
->sec_wiphy
);
1328 ieee80211_free_hw(sc
->hw
);
1331 void ath_detach(struct ath_softc
*sc
)
1333 struct ieee80211_hw
*hw
= sc
->hw
;
1336 ath9k_ps_wakeup(sc
);
1338 DPRINTF(sc
, ATH_DBG_CONFIG
, "Detach ATH hw\n");
1340 #if defined(CONFIG_RFKILL) || defined(CONFIG_RFKILL_MODULE)
1341 ath_deinit_rfkill(sc
);
1343 ath_deinit_leds(sc
);
1344 cancel_work_sync(&sc
->chan_work
);
1345 cancel_delayed_work_sync(&sc
->wiphy_work
);
1347 for (i
= 0; i
< sc
->num_sec_wiphy
; i
++) {
1348 struct ath_wiphy
*aphy
= sc
->sec_wiphy
[i
];
1351 sc
->sec_wiphy
[i
] = NULL
;
1352 ieee80211_unregister_hw(aphy
->hw
);
1353 ieee80211_free_hw(aphy
->hw
);
1355 ieee80211_unregister_hw(hw
);
1359 tasklet_kill(&sc
->intr_tq
);
1360 tasklet_kill(&sc
->bcon_tasklet
);
1362 if (!(sc
->sc_flags
& SC_OP_INVALID
))
1363 ath9k_hw_setpower(sc
->sc_ah
, ATH9K_PM_AWAKE
);
1365 /* cleanup tx queues */
1366 for (i
= 0; i
< ATH9K_NUM_TX_QUEUES
; i
++)
1367 if (ATH_TXQ_SETUP(sc
, i
))
1368 ath_tx_cleanupq(sc
, &sc
->tx
.txq
[i
]);
1370 ath9k_hw_detach(sc
->sc_ah
);
1371 ath9k_exit_debug(sc
);
1372 ath9k_ps_restore(sc
);
1375 static int ath9k_reg_notifier(struct wiphy
*wiphy
,
1376 struct regulatory_request
*request
)
1378 struct ieee80211_hw
*hw
= wiphy_to_ieee80211_hw(wiphy
);
1379 struct ath_wiphy
*aphy
= hw
->priv
;
1380 struct ath_softc
*sc
= aphy
->sc
;
1381 struct ath_regulatory
*reg
= &sc
->sc_ah
->regulatory
;
1383 return ath_reg_notifier_apply(wiphy
, request
, reg
);
1386 static int ath_init(u16 devid
, struct ath_softc
*sc
)
1388 struct ath_hw
*ah
= NULL
;
1393 /* XXX: hardware will not be ready until ath_open() being called */
1394 sc
->sc_flags
|= SC_OP_INVALID
;
1396 if (ath9k_init_debug(sc
) < 0)
1397 printk(KERN_ERR
"Unable to create debugfs files\n");
1399 spin_lock_init(&sc
->wiphy_lock
);
1400 spin_lock_init(&sc
->sc_resetlock
);
1401 spin_lock_init(&sc
->sc_serial_rw
);
1402 mutex_init(&sc
->mutex
);
1403 tasklet_init(&sc
->intr_tq
, ath9k_tasklet
, (unsigned long)sc
);
1404 tasklet_init(&sc
->bcon_tasklet
, ath_beacon_tasklet
,
1408 * Cache line size is used to size and align various
1409 * structures used to communicate with the hardware.
1411 ath_read_cachesize(sc
, &csz
);
1412 /* XXX assert csz is non-zero */
1413 sc
->cachelsz
= csz
<< 2; /* convert to bytes */
1415 ah
= ath9k_hw_attach(devid
, sc
, &status
);
1417 DPRINTF(sc
, ATH_DBG_FATAL
,
1418 "Unable to attach hardware; HAL status %d\n", status
);
1424 /* Get the hardware key cache size. */
1425 sc
->keymax
= ah
->caps
.keycache_size
;
1426 if (sc
->keymax
> ATH_KEYMAX
) {
1427 DPRINTF(sc
, ATH_DBG_ANY
,
1428 "Warning, using only %u entries in %u key cache\n",
1429 ATH_KEYMAX
, sc
->keymax
);
1430 sc
->keymax
= ATH_KEYMAX
;
1434 * Reset the key cache since some parts do not
1435 * reset the contents on initial power up.
1437 for (i
= 0; i
< sc
->keymax
; i
++)
1438 ath9k_hw_keyreset(ah
, (u16
) i
);
1443 /* default to MONITOR mode */
1444 sc
->sc_ah
->opmode
= NL80211_IFTYPE_MONITOR
;
1446 /* Setup rate tables */
1448 ath_rate_attach(sc
);
1449 ath_setup_rates(sc
, IEEE80211_BAND_2GHZ
);
1450 ath_setup_rates(sc
, IEEE80211_BAND_5GHZ
);
1453 * Allocate hardware transmit queues: one queue for
1454 * beacon frames and one data queue for each QoS
1455 * priority. Note that the hal handles reseting
1456 * these queues at the needed time.
1458 sc
->beacon
.beaconq
= ath_beaconq_setup(ah
);
1459 if (sc
->beacon
.beaconq
== -1) {
1460 DPRINTF(sc
, ATH_DBG_FATAL
,
1461 "Unable to setup a beacon xmit queue\n");
1465 sc
->beacon
.cabq
= ath_txq_setup(sc
, ATH9K_TX_QUEUE_CAB
, 0);
1466 if (sc
->beacon
.cabq
== NULL
) {
1467 DPRINTF(sc
, ATH_DBG_FATAL
,
1468 "Unable to setup CAB xmit queue\n");
1473 sc
->config
.cabqReadytime
= ATH_CABQ_READY_TIME
;
1474 ath_cabq_update(sc
);
1476 for (i
= 0; i
< ARRAY_SIZE(sc
->tx
.hwq_map
); i
++)
1477 sc
->tx
.hwq_map
[i
] = -1;
1479 /* Setup data queues */
1480 /* NB: ensure BK queue is the lowest priority h/w queue */
1481 if (!ath_tx_setup(sc
, ATH9K_WME_AC_BK
)) {
1482 DPRINTF(sc
, ATH_DBG_FATAL
,
1483 "Unable to setup xmit queue for BK traffic\n");
1488 if (!ath_tx_setup(sc
, ATH9K_WME_AC_BE
)) {
1489 DPRINTF(sc
, ATH_DBG_FATAL
,
1490 "Unable to setup xmit queue for BE traffic\n");
1494 if (!ath_tx_setup(sc
, ATH9K_WME_AC_VI
)) {
1495 DPRINTF(sc
, ATH_DBG_FATAL
,
1496 "Unable to setup xmit queue for VI traffic\n");
1500 if (!ath_tx_setup(sc
, ATH9K_WME_AC_VO
)) {
1501 DPRINTF(sc
, ATH_DBG_FATAL
,
1502 "Unable to setup xmit queue for VO traffic\n");
1507 /* Initializes the noise floor to a reasonable default value.
1508 * Later on this will be updated during ANI processing. */
1510 sc
->ani
.noise_floor
= ATH_DEFAULT_NOISE_FLOOR
;
1511 setup_timer(&sc
->ani
.timer
, ath_ani_calibrate
, (unsigned long)sc
);
1513 if (ath9k_hw_getcapability(ah
, ATH9K_CAP_CIPHER
,
1514 ATH9K_CIPHER_TKIP
, NULL
)) {
1516 * Whether we should enable h/w TKIP MIC.
1517 * XXX: if we don't support WME TKIP MIC, then we wouldn't
1518 * report WMM capable, so it's always safe to turn on
1519 * TKIP MIC in this case.
1521 ath9k_hw_setcapability(sc
->sc_ah
, ATH9K_CAP_TKIP_MIC
,
1526 * Check whether the separate key cache entries
1527 * are required to handle both tx+rx MIC keys.
1528 * With split mic keys the number of stations is limited
1529 * to 27 otherwise 59.
1531 if (ath9k_hw_getcapability(ah
, ATH9K_CAP_CIPHER
,
1532 ATH9K_CIPHER_TKIP
, NULL
)
1533 && ath9k_hw_getcapability(ah
, ATH9K_CAP_CIPHER
,
1534 ATH9K_CIPHER_MIC
, NULL
)
1535 && ath9k_hw_getcapability(ah
, ATH9K_CAP_TKIP_SPLIT
,
1539 /* turn on mcast key search if possible */
1540 if (!ath9k_hw_getcapability(ah
, ATH9K_CAP_MCAST_KEYSRCH
, 0, NULL
))
1541 (void)ath9k_hw_setcapability(ah
, ATH9K_CAP_MCAST_KEYSRCH
, 1,
1544 sc
->config
.txpowlimit
= ATH_TXPOWER_MAX
;
1546 /* 11n Capabilities */
1547 if (ah
->caps
.hw_caps
& ATH9K_HW_CAP_HT
) {
1548 sc
->sc_flags
|= SC_OP_TXAGGR
;
1549 sc
->sc_flags
|= SC_OP_RXAGGR
;
1552 sc
->tx_chainmask
= ah
->caps
.tx_chainmask
;
1553 sc
->rx_chainmask
= ah
->caps
.rx_chainmask
;
1555 ath9k_hw_setcapability(ah
, ATH9K_CAP_DIVERSITY
, 1, true, NULL
);
1556 sc
->rx
.defant
= ath9k_hw_getdefantenna(ah
);
1558 if (ah
->caps
.hw_caps
& ATH9K_HW_CAP_BSSIDMASK
)
1559 memcpy(sc
->bssidmask
, ath_bcast_mac
, ETH_ALEN
);
1561 sc
->beacon
.slottime
= ATH9K_SLOT_TIME_9
; /* default to short slot time */
1563 /* initialize beacon slots */
1564 for (i
= 0; i
< ARRAY_SIZE(sc
->beacon
.bslot
); i
++) {
1565 sc
->beacon
.bslot
[i
] = NULL
;
1566 sc
->beacon
.bslot_aphy
[i
] = NULL
;
1569 /* setup channels and rates */
1571 sc
->sbands
[IEEE80211_BAND_2GHZ
].channels
= ath9k_2ghz_chantable
;
1572 sc
->sbands
[IEEE80211_BAND_2GHZ
].bitrates
=
1573 sc
->rates
[IEEE80211_BAND_2GHZ
];
1574 sc
->sbands
[IEEE80211_BAND_2GHZ
].band
= IEEE80211_BAND_2GHZ
;
1575 sc
->sbands
[IEEE80211_BAND_2GHZ
].n_channels
=
1576 ARRAY_SIZE(ath9k_2ghz_chantable
);
1578 if (test_bit(ATH9K_MODE_11A
, sc
->sc_ah
->caps
.wireless_modes
)) {
1579 sc
->sbands
[IEEE80211_BAND_5GHZ
].channels
= ath9k_5ghz_chantable
;
1580 sc
->sbands
[IEEE80211_BAND_5GHZ
].bitrates
=
1581 sc
->rates
[IEEE80211_BAND_5GHZ
];
1582 sc
->sbands
[IEEE80211_BAND_5GHZ
].band
= IEEE80211_BAND_5GHZ
;
1583 sc
->sbands
[IEEE80211_BAND_5GHZ
].n_channels
=
1584 ARRAY_SIZE(ath9k_5ghz_chantable
);
1587 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_BT_COEX
)
1588 ath9k_hw_btcoex_enable(sc
->sc_ah
);
1592 /* cleanup tx queues */
1593 for (i
= 0; i
< ATH9K_NUM_TX_QUEUES
; i
++)
1594 if (ATH_TXQ_SETUP(sc
, i
))
1595 ath_tx_cleanupq(sc
, &sc
->tx
.txq
[i
]);
1598 ath9k_hw_detach(ah
);
1599 ath9k_exit_debug(sc
);
1604 void ath_set_hw_capab(struct ath_softc
*sc
, struct ieee80211_hw
*hw
)
1606 hw
->flags
= IEEE80211_HW_RX_INCLUDES_FCS
|
1607 IEEE80211_HW_HOST_BROADCAST_PS_BUFFERING
|
1608 IEEE80211_HW_SIGNAL_DBM
|
1609 IEEE80211_HW_AMPDU_AGGREGATION
|
1610 IEEE80211_HW_SUPPORTS_PS
|
1611 IEEE80211_HW_PS_NULLFUNC_STACK
|
1612 IEEE80211_HW_SPECTRUM_MGMT
;
1614 if (AR_SREV_9160_10_OR_LATER(sc
->sc_ah
) || modparam_nohwcrypt
)
1615 hw
->flags
|= IEEE80211_HW_MFP_CAPABLE
;
1617 hw
->wiphy
->interface_modes
=
1618 BIT(NL80211_IFTYPE_AP
) |
1619 BIT(NL80211_IFTYPE_STATION
) |
1620 BIT(NL80211_IFTYPE_ADHOC
) |
1621 BIT(NL80211_IFTYPE_MESH_POINT
);
1625 hw
->channel_change_time
= 5000;
1626 hw
->max_listen_interval
= 10;
1627 hw
->max_rate_tries
= ATH_11N_TXMAXTRY
;
1628 hw
->sta_data_size
= sizeof(struct ath_node
);
1629 hw
->vif_data_size
= sizeof(struct ath_vif
);
1631 hw
->rate_control_algorithm
= "ath9k_rate_control";
1633 hw
->wiphy
->bands
[IEEE80211_BAND_2GHZ
] =
1634 &sc
->sbands
[IEEE80211_BAND_2GHZ
];
1635 if (test_bit(ATH9K_MODE_11A
, sc
->sc_ah
->caps
.wireless_modes
))
1636 hw
->wiphy
->bands
[IEEE80211_BAND_5GHZ
] =
1637 &sc
->sbands
[IEEE80211_BAND_5GHZ
];
1640 int ath_attach(u16 devid
, struct ath_softc
*sc
)
1642 struct ieee80211_hw
*hw
= sc
->hw
;
1644 struct ath_regulatory
*reg
;
1646 DPRINTF(sc
, ATH_DBG_CONFIG
, "Attach ATH hw\n");
1648 error
= ath_init(devid
, sc
);
1652 /* get mac address from hardware and set in mac80211 */
1654 SET_IEEE80211_PERM_ADDR(hw
, sc
->sc_ah
->macaddr
);
1656 ath_set_hw_capab(sc
, hw
);
1658 error
= ath_regd_init(&sc
->sc_ah
->regulatory
, sc
->hw
->wiphy
,
1659 ath9k_reg_notifier
);
1663 reg
= &sc
->sc_ah
->regulatory
;
1665 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_HT
) {
1666 setup_ht_cap(sc
, &sc
->sbands
[IEEE80211_BAND_2GHZ
].ht_cap
);
1667 if (test_bit(ATH9K_MODE_11A
, sc
->sc_ah
->caps
.wireless_modes
))
1668 setup_ht_cap(sc
, &sc
->sbands
[IEEE80211_BAND_5GHZ
].ht_cap
);
1671 /* initialize tx/rx engine */
1672 error
= ath_tx_init(sc
, ATH_TXBUF
);
1676 error
= ath_rx_init(sc
, ATH_RXBUF
);
1680 #if defined(CONFIG_RFKILL) || defined(CONFIG_RFKILL_MODULE)
1681 /* Initialze h/w Rfkill */
1682 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_RFSILENT
)
1683 INIT_DELAYED_WORK(&sc
->rf_kill
.rfkill_poll
, ath_rfkill_poll
);
1685 /* Initialize s/w rfkill */
1686 error
= ath_init_sw_rfkill(sc
);
1691 INIT_WORK(&sc
->chan_work
, ath9k_wiphy_chan_work
);
1692 INIT_DELAYED_WORK(&sc
->wiphy_work
, ath9k_wiphy_work
);
1693 sc
->wiphy_scheduler_int
= msecs_to_jiffies(500);
1695 error
= ieee80211_register_hw(hw
);
1697 if (!ath_is_world_regd(reg
)) {
1698 error
= regulatory_hint(hw
->wiphy
, reg
->alpha2
);
1703 /* Initialize LED control */
1710 /* cleanup tx queues */
1711 for (i
= 0; i
< ATH9K_NUM_TX_QUEUES
; i
++)
1712 if (ATH_TXQ_SETUP(sc
, i
))
1713 ath_tx_cleanupq(sc
, &sc
->tx
.txq
[i
]);
1715 ath9k_hw_detach(sc
->sc_ah
);
1716 ath9k_exit_debug(sc
);
1721 int ath_reset(struct ath_softc
*sc
, bool retry_tx
)
1723 struct ath_hw
*ah
= sc
->sc_ah
;
1724 struct ieee80211_hw
*hw
= sc
->hw
;
1727 ath9k_hw_set_interrupts(ah
, 0);
1728 ath_drain_all_txq(sc
, retry_tx
);
1732 spin_lock_bh(&sc
->sc_resetlock
);
1733 r
= ath9k_hw_reset(ah
, sc
->sc_ah
->curchan
, false);
1735 DPRINTF(sc
, ATH_DBG_FATAL
,
1736 "Unable to reset hardware; reset status %d\n", r
);
1737 spin_unlock_bh(&sc
->sc_resetlock
);
1739 if (ath_startrecv(sc
) != 0)
1740 DPRINTF(sc
, ATH_DBG_FATAL
, "Unable to start recv logic\n");
1743 * We may be doing a reset in response to a request
1744 * that changes the channel so update any state that
1745 * might change as a result.
1747 ath_cache_conf_rate(sc
, &hw
->conf
);
1749 ath_update_txpow(sc
);
1751 if (sc
->sc_flags
& SC_OP_BEACONS
)
1752 ath_beacon_config(sc
, NULL
); /* restart beacons */
1754 ath9k_hw_set_interrupts(ah
, sc
->imask
);
1758 for (i
= 0; i
< ATH9K_NUM_TX_QUEUES
; i
++) {
1759 if (ATH_TXQ_SETUP(sc
, i
)) {
1760 spin_lock_bh(&sc
->tx
.txq
[i
].axq_lock
);
1761 ath_txq_schedule(sc
, &sc
->tx
.txq
[i
]);
1762 spin_unlock_bh(&sc
->tx
.txq
[i
].axq_lock
);
1771 * This function will allocate both the DMA descriptor structure, and the
1772 * buffers it contains. These are used to contain the descriptors used
1775 int ath_descdma_setup(struct ath_softc
*sc
, struct ath_descdma
*dd
,
1776 struct list_head
*head
, const char *name
,
1777 int nbuf
, int ndesc
)
1779 #define DS2PHYS(_dd, _ds) \
1780 ((_dd)->dd_desc_paddr + ((caddr_t)(_ds) - (caddr_t)(_dd)->dd_desc))
1781 #define ATH_DESC_4KB_BOUND_CHECK(_daddr) ((((_daddr) & 0xFFF) > 0xF7F) ? 1 : 0)
1782 #define ATH_DESC_4KB_BOUND_NUM_SKIPPED(_len) ((_len) / 4096)
1784 struct ath_desc
*ds
;
1786 int i
, bsize
, error
;
1788 DPRINTF(sc
, ATH_DBG_CONFIG
, "%s DMA: %u buffers %u desc/buf\n",
1791 INIT_LIST_HEAD(head
);
1792 /* ath_desc must be a multiple of DWORDs */
1793 if ((sizeof(struct ath_desc
) % 4) != 0) {
1794 DPRINTF(sc
, ATH_DBG_FATAL
, "ath_desc not DWORD aligned\n");
1795 ASSERT((sizeof(struct ath_desc
) % 4) == 0);
1800 dd
->dd_desc_len
= sizeof(struct ath_desc
) * nbuf
* ndesc
;
1803 * Need additional DMA memory because we can't use
1804 * descriptors that cross the 4K page boundary. Assume
1805 * one skipped descriptor per 4K page.
1807 if (!(sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_4KB_SPLITTRANS
)) {
1809 ATH_DESC_4KB_BOUND_NUM_SKIPPED(dd
->dd_desc_len
);
1812 while (ndesc_skipped
) {
1813 dma_len
= ndesc_skipped
* sizeof(struct ath_desc
);
1814 dd
->dd_desc_len
+= dma_len
;
1816 ndesc_skipped
= ATH_DESC_4KB_BOUND_NUM_SKIPPED(dma_len
);
1820 /* allocate descriptors */
1821 dd
->dd_desc
= dma_alloc_coherent(sc
->dev
, dd
->dd_desc_len
,
1822 &dd
->dd_desc_paddr
, GFP_KERNEL
);
1823 if (dd
->dd_desc
== NULL
) {
1828 DPRINTF(sc
, ATH_DBG_CONFIG
, "%s DMA map: %p (%u) -> %llx (%u)\n",
1829 name
, ds
, (u32
) dd
->dd_desc_len
,
1830 ito64(dd
->dd_desc_paddr
), /*XXX*/(u32
) dd
->dd_desc_len
);
1832 /* allocate buffers */
1833 bsize
= sizeof(struct ath_buf
) * nbuf
;
1834 bf
= kzalloc(bsize
, GFP_KERNEL
);
1841 for (i
= 0; i
< nbuf
; i
++, bf
++, ds
+= ndesc
) {
1843 bf
->bf_daddr
= DS2PHYS(dd
, ds
);
1845 if (!(sc
->sc_ah
->caps
.hw_caps
&
1846 ATH9K_HW_CAP_4KB_SPLITTRANS
)) {
1848 * Skip descriptor addresses which can cause 4KB
1849 * boundary crossing (addr + length) with a 32 dword
1852 while (ATH_DESC_4KB_BOUND_CHECK(bf
->bf_daddr
)) {
1853 ASSERT((caddr_t
) bf
->bf_desc
<
1854 ((caddr_t
) dd
->dd_desc
+
1859 bf
->bf_daddr
= DS2PHYS(dd
, ds
);
1862 list_add_tail(&bf
->list
, head
);
1866 dma_free_coherent(sc
->dev
, dd
->dd_desc_len
, dd
->dd_desc
,
1869 memset(dd
, 0, sizeof(*dd
));
1871 #undef ATH_DESC_4KB_BOUND_CHECK
1872 #undef ATH_DESC_4KB_BOUND_NUM_SKIPPED
1876 void ath_descdma_cleanup(struct ath_softc
*sc
,
1877 struct ath_descdma
*dd
,
1878 struct list_head
*head
)
1880 dma_free_coherent(sc
->dev
, dd
->dd_desc_len
, dd
->dd_desc
,
1883 INIT_LIST_HEAD(head
);
1884 kfree(dd
->dd_bufptr
);
1885 memset(dd
, 0, sizeof(*dd
));
1888 int ath_get_hal_qnum(u16 queue
, struct ath_softc
*sc
)
1894 qnum
= sc
->tx
.hwq_map
[ATH9K_WME_AC_VO
];
1897 qnum
= sc
->tx
.hwq_map
[ATH9K_WME_AC_VI
];
1900 qnum
= sc
->tx
.hwq_map
[ATH9K_WME_AC_BE
];
1903 qnum
= sc
->tx
.hwq_map
[ATH9K_WME_AC_BK
];
1906 qnum
= sc
->tx
.hwq_map
[ATH9K_WME_AC_BE
];
1913 int ath_get_mac80211_qnum(u32 queue
, struct ath_softc
*sc
)
1918 case ATH9K_WME_AC_VO
:
1921 case ATH9K_WME_AC_VI
:
1924 case ATH9K_WME_AC_BE
:
1927 case ATH9K_WME_AC_BK
:
1938 /* XXX: Remove me once we don't depend on ath9k_channel for all
1939 * this redundant data */
1940 void ath9k_update_ichannel(struct ath_softc
*sc
, struct ieee80211_hw
*hw
,
1941 struct ath9k_channel
*ichan
)
1943 struct ieee80211_channel
*chan
= hw
->conf
.channel
;
1944 struct ieee80211_conf
*conf
= &hw
->conf
;
1946 ichan
->channel
= chan
->center_freq
;
1949 if (chan
->band
== IEEE80211_BAND_2GHZ
) {
1950 ichan
->chanmode
= CHANNEL_G
;
1951 ichan
->channelFlags
= CHANNEL_2GHZ
| CHANNEL_OFDM
;
1953 ichan
->chanmode
= CHANNEL_A
;
1954 ichan
->channelFlags
= CHANNEL_5GHZ
| CHANNEL_OFDM
;
1957 sc
->tx_chan_width
= ATH9K_HT_MACMODE_20
;
1959 if (conf_is_ht(conf
)) {
1960 if (conf_is_ht40(conf
))
1961 sc
->tx_chan_width
= ATH9K_HT_MACMODE_2040
;
1963 ichan
->chanmode
= ath_get_extchanmode(sc
, chan
,
1964 conf
->channel_type
);
1968 /**********************/
1969 /* mac80211 callbacks */
1970 /**********************/
1972 static int ath9k_start(struct ieee80211_hw
*hw
)
1974 struct ath_wiphy
*aphy
= hw
->priv
;
1975 struct ath_softc
*sc
= aphy
->sc
;
1976 struct ieee80211_channel
*curchan
= hw
->conf
.channel
;
1977 struct ath9k_channel
*init_channel
;
1980 DPRINTF(sc
, ATH_DBG_CONFIG
, "Starting driver with "
1981 "initial channel: %d MHz\n", curchan
->center_freq
);
1983 mutex_lock(&sc
->mutex
);
1985 if (ath9k_wiphy_started(sc
)) {
1986 if (sc
->chan_idx
== curchan
->hw_value
) {
1988 * Already on the operational channel, the new wiphy
1989 * can be marked active.
1991 aphy
->state
= ATH_WIPHY_ACTIVE
;
1992 ieee80211_wake_queues(hw
);
1995 * Another wiphy is on another channel, start the new
1996 * wiphy in paused state.
1998 aphy
->state
= ATH_WIPHY_PAUSED
;
1999 ieee80211_stop_queues(hw
);
2001 mutex_unlock(&sc
->mutex
);
2004 aphy
->state
= ATH_WIPHY_ACTIVE
;
2006 /* setup initial channel */
2008 pos
= curchan
->hw_value
;
2011 init_channel
= &sc
->sc_ah
->channels
[pos
];
2012 ath9k_update_ichannel(sc
, hw
, init_channel
);
2014 /* Reset SERDES registers */
2015 ath9k_hw_configpcipowersave(sc
->sc_ah
, 0);
2018 * The basic interface to setting the hardware in a good
2019 * state is ``reset''. On return the hardware is known to
2020 * be powered up and with interrupts disabled. This must
2021 * be followed by initialization of the appropriate bits
2022 * and then setup of the interrupt mask.
2024 spin_lock_bh(&sc
->sc_resetlock
);
2025 r
= ath9k_hw_reset(sc
->sc_ah
, init_channel
, false);
2027 DPRINTF(sc
, ATH_DBG_FATAL
,
2028 "Unable to reset hardware; reset status %d "
2029 "(freq %u MHz)\n", r
,
2030 curchan
->center_freq
);
2031 spin_unlock_bh(&sc
->sc_resetlock
);
2034 spin_unlock_bh(&sc
->sc_resetlock
);
2037 * This is needed only to setup initial state
2038 * but it's best done after a reset.
2040 ath_update_txpow(sc
);
2043 * Setup the hardware after reset:
2044 * The receive engine is set going.
2045 * Frame transmit is handled entirely
2046 * in the frame output path; there's nothing to do
2047 * here except setup the interrupt mask.
2049 if (ath_startrecv(sc
) != 0) {
2050 DPRINTF(sc
, ATH_DBG_FATAL
, "Unable to start recv logic\n");
2055 /* Setup our intr mask. */
2056 sc
->imask
= ATH9K_INT_RX
| ATH9K_INT_TX
2057 | ATH9K_INT_RXEOL
| ATH9K_INT_RXORN
2058 | ATH9K_INT_FATAL
| ATH9K_INT_GLOBAL
;
2060 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_GTT
)
2061 sc
->imask
|= ATH9K_INT_GTT
;
2063 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_HT
)
2064 sc
->imask
|= ATH9K_INT_CST
;
2066 ath_cache_conf_rate(sc
, &hw
->conf
);
2068 sc
->sc_flags
&= ~SC_OP_INVALID
;
2070 /* Disable BMISS interrupt when we're not associated */
2071 sc
->imask
&= ~(ATH9K_INT_SWBA
| ATH9K_INT_BMISS
);
2072 ath9k_hw_set_interrupts(sc
->sc_ah
, sc
->imask
);
2074 ieee80211_wake_queues(hw
);
2076 #if defined(CONFIG_RFKILL) || defined(CONFIG_RFKILL_MODULE)
2077 r
= ath_start_rfkill_poll(sc
);
2081 mutex_unlock(&sc
->mutex
);
2086 static int ath9k_tx(struct ieee80211_hw
*hw
,
2087 struct sk_buff
*skb
)
2089 struct ieee80211_tx_info
*info
= IEEE80211_SKB_CB(skb
);
2090 struct ath_wiphy
*aphy
= hw
->priv
;
2091 struct ath_softc
*sc
= aphy
->sc
;
2092 struct ath_tx_control txctl
;
2093 int hdrlen
, padsize
;
2095 if (aphy
->state
!= ATH_WIPHY_ACTIVE
&& aphy
->state
!= ATH_WIPHY_SCAN
) {
2096 printk(KERN_DEBUG
"ath9k: %s: TX in unexpected wiphy state "
2097 "%d\n", wiphy_name(hw
->wiphy
), aphy
->state
);
2101 if (sc
->hw
->conf
.flags
& IEEE80211_CONF_PS
) {
2102 struct ieee80211_hdr
*hdr
= (struct ieee80211_hdr
*) skb
->data
;
2104 * mac80211 does not set PM field for normal data frames, so we
2105 * need to update that based on the current PS mode.
2107 if (ieee80211_is_data(hdr
->frame_control
) &&
2108 !ieee80211_is_nullfunc(hdr
->frame_control
) &&
2109 !ieee80211_has_pm(hdr
->frame_control
)) {
2110 DPRINTF(sc
, ATH_DBG_PS
, "Add PM=1 for a TX frame "
2111 "while in PS mode\n");
2112 hdr
->frame_control
|= cpu_to_le16(IEEE80211_FCTL_PM
);
2116 if (unlikely(sc
->sc_ah
->power_mode
!= ATH9K_PM_AWAKE
)) {
2118 * We are using PS-Poll and mac80211 can request TX while in
2119 * power save mode. Need to wake up hardware for the TX to be
2120 * completed and if needed, also for RX of buffered frames.
2122 struct ieee80211_hdr
*hdr
= (struct ieee80211_hdr
*) skb
->data
;
2123 ath9k_ps_wakeup(sc
);
2124 ath9k_hw_setrxabort(sc
->sc_ah
, 0);
2125 if (ieee80211_is_pspoll(hdr
->frame_control
)) {
2126 DPRINTF(sc
, ATH_DBG_PS
, "Sending PS-Poll to pick a "
2127 "buffered frame\n");
2128 sc
->sc_flags
|= SC_OP_WAIT_FOR_PSPOLL_DATA
;
2130 DPRINTF(sc
, ATH_DBG_PS
, "Wake up to complete TX\n");
2131 sc
->sc_flags
|= SC_OP_WAIT_FOR_TX_ACK
;
2134 * The actual restore operation will happen only after
2135 * the sc_flags bit is cleared. We are just dropping
2136 * the ps_usecount here.
2138 ath9k_ps_restore(sc
);
2141 memset(&txctl
, 0, sizeof(struct ath_tx_control
));
2144 * As a temporary workaround, assign seq# here; this will likely need
2145 * to be cleaned up to work better with Beacon transmission and virtual
2148 if (info
->flags
& IEEE80211_TX_CTL_ASSIGN_SEQ
) {
2149 struct ieee80211_hdr
*hdr
= (struct ieee80211_hdr
*) skb
->data
;
2150 if (info
->flags
& IEEE80211_TX_CTL_FIRST_FRAGMENT
)
2151 sc
->tx
.seq_no
+= 0x10;
2152 hdr
->seq_ctrl
&= cpu_to_le16(IEEE80211_SCTL_FRAG
);
2153 hdr
->seq_ctrl
|= cpu_to_le16(sc
->tx
.seq_no
);
2156 /* Add the padding after the header if this is not already done */
2157 hdrlen
= ieee80211_get_hdrlen_from_skb(skb
);
2159 padsize
= hdrlen
% 4;
2160 if (skb_headroom(skb
) < padsize
)
2162 skb_push(skb
, padsize
);
2163 memmove(skb
->data
, skb
->data
+ padsize
, hdrlen
);
2166 /* Check if a tx queue is available */
2168 txctl
.txq
= ath_test_get_txq(sc
, skb
);
2172 DPRINTF(sc
, ATH_DBG_XMIT
, "transmitting packet, skb: %p\n", skb
);
2174 if (ath_tx_start(hw
, skb
, &txctl
) != 0) {
2175 DPRINTF(sc
, ATH_DBG_XMIT
, "TX failed\n");
2181 dev_kfree_skb_any(skb
);
2185 static void ath9k_stop(struct ieee80211_hw
*hw
)
2187 struct ath_wiphy
*aphy
= hw
->priv
;
2188 struct ath_softc
*sc
= aphy
->sc
;
2190 aphy
->state
= ATH_WIPHY_INACTIVE
;
2192 if (sc
->sc_flags
& SC_OP_INVALID
) {
2193 DPRINTF(sc
, ATH_DBG_ANY
, "Device not present\n");
2197 mutex_lock(&sc
->mutex
);
2199 ieee80211_stop_queues(hw
);
2201 if (ath9k_wiphy_started(sc
)) {
2202 mutex_unlock(&sc
->mutex
);
2203 return; /* another wiphy still in use */
2206 /* make sure h/w will not generate any interrupt
2207 * before setting the invalid flag. */
2208 ath9k_hw_set_interrupts(sc
->sc_ah
, 0);
2210 if (!(sc
->sc_flags
& SC_OP_INVALID
)) {
2211 ath_drain_all_txq(sc
, false);
2213 ath9k_hw_phy_disable(sc
->sc_ah
);
2215 sc
->rx
.rxlink
= NULL
;
2217 #if defined(CONFIG_RFKILL) || defined(CONFIG_RFKILL_MODULE)
2218 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_RFSILENT
)
2219 cancel_delayed_work_sync(&sc
->rf_kill
.rfkill_poll
);
2221 /* disable HAL and put h/w to sleep */
2222 ath9k_hw_disable(sc
->sc_ah
);
2223 ath9k_hw_configpcipowersave(sc
->sc_ah
, 1);
2225 sc
->sc_flags
|= SC_OP_INVALID
;
2227 mutex_unlock(&sc
->mutex
);
2229 DPRINTF(sc
, ATH_DBG_CONFIG
, "Driver halt\n");
2232 static int ath9k_add_interface(struct ieee80211_hw
*hw
,
2233 struct ieee80211_if_init_conf
*conf
)
2235 struct ath_wiphy
*aphy
= hw
->priv
;
2236 struct ath_softc
*sc
= aphy
->sc
;
2237 struct ath_vif
*avp
= (void *)conf
->vif
->drv_priv
;
2238 enum nl80211_iftype ic_opmode
= NL80211_IFTYPE_UNSPECIFIED
;
2241 mutex_lock(&sc
->mutex
);
2243 if (!(sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_BSSIDMASK
) &&
2249 switch (conf
->type
) {
2250 case NL80211_IFTYPE_STATION
:
2251 ic_opmode
= NL80211_IFTYPE_STATION
;
2253 case NL80211_IFTYPE_ADHOC
:
2254 case NL80211_IFTYPE_AP
:
2255 case NL80211_IFTYPE_MESH_POINT
:
2256 if (sc
->nbcnvifs
>= ATH_BCBUF
) {
2260 ic_opmode
= conf
->type
;
2263 DPRINTF(sc
, ATH_DBG_FATAL
,
2264 "Interface type %d not yet supported\n", conf
->type
);
2269 DPRINTF(sc
, ATH_DBG_CONFIG
, "Attach a VIF of type: %d\n", ic_opmode
);
2271 /* Set the VIF opmode */
2272 avp
->av_opmode
= ic_opmode
;
2277 if (sc
->sc_ah
->caps
.hw_caps
& ATH9K_HW_CAP_BSSIDMASK
)
2278 ath9k_set_bssid_mask(hw
);
2281 goto out
; /* skip global settings for secondary vif */
2283 if (ic_opmode
== NL80211_IFTYPE_AP
) {
2284 ath9k_hw_set_tsfadjust(sc
->sc_ah
, 1);
2285 sc
->sc_flags
|= SC_OP_TSF_RESET
;
2288 /* Set the device opmode */
2289 sc
->sc_ah
->opmode
= ic_opmode
;
2292 * Enable MIB interrupts when there are hardware phy counters.
2293 * Note we only do this (at the moment) for station mode.
2295 if ((conf
->type
== NL80211_IFTYPE_STATION
) ||
2296 (conf
->type
== NL80211_IFTYPE_ADHOC
) ||
2297 (conf
->type
== NL80211_IFTYPE_MESH_POINT
)) {
2298 if (ath9k_hw_phycounters(sc
->sc_ah
))
2299 sc
->imask
|= ATH9K_INT_MIB
;
2300 sc
->imask
|= ATH9K_INT_TSFOOR
;
2303 ath9k_hw_set_interrupts(sc
->sc_ah
, sc
->imask
);
2305 if (conf
->type
== NL80211_IFTYPE_AP
)
2309 mutex_unlock(&sc
->mutex
);
2313 static void ath9k_remove_interface(struct ieee80211_hw
*hw
,
2314 struct ieee80211_if_init_conf
*conf
)
2316 struct ath_wiphy
*aphy
= hw
->priv
;
2317 struct ath_softc
*sc
= aphy
->sc
;
2318 struct ath_vif
*avp
= (void *)conf
->vif
->drv_priv
;
2321 DPRINTF(sc
, ATH_DBG_CONFIG
, "Detach Interface\n");
2323 mutex_lock(&sc
->mutex
);
2326 del_timer_sync(&sc
->ani
.timer
);
2328 /* Reclaim beacon resources */
2329 if ((sc
->sc_ah
->opmode
== NL80211_IFTYPE_AP
) ||
2330 (sc
->sc_ah
->opmode
== NL80211_IFTYPE_ADHOC
) ||
2331 (sc
->sc_ah
->opmode
== NL80211_IFTYPE_MESH_POINT
)) {
2332 ath9k_hw_stoptxdma(sc
->sc_ah
, sc
->beacon
.beaconq
);
2333 ath_beacon_return(sc
, avp
);
2336 sc
->sc_flags
&= ~SC_OP_BEACONS
;
2338 for (i
= 0; i
< ARRAY_SIZE(sc
->beacon
.bslot
); i
++) {
2339 if (sc
->beacon
.bslot
[i
] == conf
->vif
) {
2340 printk(KERN_DEBUG
"%s: vif had allocated beacon "
2341 "slot\n", __func__
);
2342 sc
->beacon
.bslot
[i
] = NULL
;
2343 sc
->beacon
.bslot_aphy
[i
] = NULL
;
2349 mutex_unlock(&sc
->mutex
);
2352 static int ath9k_config(struct ieee80211_hw
*hw
, u32 changed
)
2354 struct ath_wiphy
*aphy
= hw
->priv
;
2355 struct ath_softc
*sc
= aphy
->sc
;
2356 struct ieee80211_conf
*conf
= &hw
->conf
;
2357 struct ath_hw
*ah
= sc
->sc_ah
;
2359 mutex_lock(&sc
->mutex
);
2361 if (changed
& IEEE80211_CONF_CHANGE_PS
) {
2362 if (conf
->flags
& IEEE80211_CONF_PS
) {
2363 if (!(ah
->caps
.hw_caps
&
2364 ATH9K_HW_CAP_AUTOSLEEP
)) {
2365 if ((sc
->imask
& ATH9K_INT_TIM_TIMER
) == 0) {
2366 sc
->imask
|= ATH9K_INT_TIM_TIMER
;
2367 ath9k_hw_set_interrupts(sc
->sc_ah
,
2370 ath9k_hw_setrxabort(sc
->sc_ah
, 1);
2372 ath9k_hw_setpower(sc
->sc_ah
, ATH9K_PM_NETWORK_SLEEP
);
2374 ath9k_hw_setpower(sc
->sc_ah
, ATH9K_PM_AWAKE
);
2375 if (!(ah
->caps
.hw_caps
&
2376 ATH9K_HW_CAP_AUTOSLEEP
)) {
2377 ath9k_hw_setrxabort(sc
->sc_ah
, 0);
2378 sc
->sc_flags
&= ~(SC_OP_WAIT_FOR_BEACON
|
2379 SC_OP_WAIT_FOR_CAB
|
2380 SC_OP_WAIT_FOR_PSPOLL_DATA
|
2381 SC_OP_WAIT_FOR_TX_ACK
);
2382 if (sc
->imask
& ATH9K_INT_TIM_TIMER
) {
2383 sc
->imask
&= ~ATH9K_INT_TIM_TIMER
;
2384 ath9k_hw_set_interrupts(sc
->sc_ah
,
2391 if (changed
& IEEE80211_CONF_CHANGE_CHANNEL
) {
2392 struct ieee80211_channel
*curchan
= hw
->conf
.channel
;
2393 int pos
= curchan
->hw_value
;
2395 aphy
->chan_idx
= pos
;
2396 aphy
->chan_is_ht
= conf_is_ht(conf
);
2398 if (aphy
->state
== ATH_WIPHY_SCAN
||
2399 aphy
->state
== ATH_WIPHY_ACTIVE
)
2400 ath9k_wiphy_pause_all_forced(sc
, aphy
);
2403 * Do not change operational channel based on a paused
2406 goto skip_chan_change
;
2409 DPRINTF(sc
, ATH_DBG_CONFIG
, "Set channel: %d MHz\n",
2410 curchan
->center_freq
);
2412 /* XXX: remove me eventualy */
2413 ath9k_update_ichannel(sc
, hw
, &sc
->sc_ah
->channels
[pos
]);
2415 ath_update_chainmask(sc
, conf_is_ht(conf
));
2417 if (ath_set_channel(sc
, hw
, &sc
->sc_ah
->channels
[pos
]) < 0) {
2418 DPRINTF(sc
, ATH_DBG_FATAL
, "Unable to set channel\n");
2419 mutex_unlock(&sc
->mutex
);
2425 if (changed
& IEEE80211_CONF_CHANGE_POWER
)
2426 sc
->config
.txpowlimit
= 2 * conf
->power_level
;
2428 mutex_unlock(&sc
->mutex
);
2433 #define SUPPORTED_FILTERS \
2434 (FIF_PROMISC_IN_BSS | \
2438 FIF_BCN_PRBRESP_PROMISC | \
2441 /* FIXME: sc->sc_full_reset ? */
2442 static void ath9k_configure_filter(struct ieee80211_hw
*hw
,
2443 unsigned int changed_flags
,
2444 unsigned int *total_flags
,
2446 struct dev_mc_list
*mclist
)
2448 struct ath_wiphy
*aphy
= hw
->priv
;
2449 struct ath_softc
*sc
= aphy
->sc
;
2452 changed_flags
&= SUPPORTED_FILTERS
;
2453 *total_flags
&= SUPPORTED_FILTERS
;
2455 sc
->rx
.rxfilter
= *total_flags
;
2456 ath9k_ps_wakeup(sc
);
2457 rfilt
= ath_calcrxfilter(sc
);
2458 ath9k_hw_setrxfilter(sc
->sc_ah
, rfilt
);
2459 ath9k_ps_restore(sc
);
2461 DPRINTF(sc
, ATH_DBG_CONFIG
, "Set HW RX filter: 0x%x\n", sc
->rx
.rxfilter
);
2464 static void ath9k_sta_notify(struct ieee80211_hw
*hw
,
2465 struct ieee80211_vif
*vif
,
2466 enum sta_notify_cmd cmd
,
2467 struct ieee80211_sta
*sta
)
2469 struct ath_wiphy
*aphy
= hw
->priv
;
2470 struct ath_softc
*sc
= aphy
->sc
;
2473 case STA_NOTIFY_ADD
:
2474 ath_node_attach(sc
, sta
);
2476 case STA_NOTIFY_REMOVE
:
2477 ath_node_detach(sc
, sta
);
2484 static int ath9k_conf_tx(struct ieee80211_hw
*hw
, u16 queue
,
2485 const struct ieee80211_tx_queue_params
*params
)
2487 struct ath_wiphy
*aphy
= hw
->priv
;
2488 struct ath_softc
*sc
= aphy
->sc
;
2489 struct ath9k_tx_queue_info qi
;
2492 if (queue
>= WME_NUM_AC
)
2495 mutex_lock(&sc
->mutex
);
2497 memset(&qi
, 0, sizeof(struct ath9k_tx_queue_info
));
2499 qi
.tqi_aifs
= params
->aifs
;
2500 qi
.tqi_cwmin
= params
->cw_min
;
2501 qi
.tqi_cwmax
= params
->cw_max
;
2502 qi
.tqi_burstTime
= params
->txop
;
2503 qnum
= ath_get_hal_qnum(queue
, sc
);
2505 DPRINTF(sc
, ATH_DBG_CONFIG
,
2506 "Configure tx [queue/halq] [%d/%d], "
2507 "aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
2508 queue
, qnum
, params
->aifs
, params
->cw_min
,
2509 params
->cw_max
, params
->txop
);
2511 ret
= ath_txq_update(sc
, qnum
, &qi
);
2513 DPRINTF(sc
, ATH_DBG_FATAL
, "TXQ Update failed\n");
2515 mutex_unlock(&sc
->mutex
);
2520 static int ath9k_set_key(struct ieee80211_hw
*hw
,
2521 enum set_key_cmd cmd
,
2522 struct ieee80211_vif
*vif
,
2523 struct ieee80211_sta
*sta
,
2524 struct ieee80211_key_conf
*key
)
2526 struct ath_wiphy
*aphy
= hw
->priv
;
2527 struct ath_softc
*sc
= aphy
->sc
;
2530 if (modparam_nohwcrypt
)
2533 mutex_lock(&sc
->mutex
);
2534 ath9k_ps_wakeup(sc
);
2535 DPRINTF(sc
, ATH_DBG_CONFIG
, "Set HW Key\n");
2539 ret
= ath_key_config(sc
, vif
, sta
, key
);
2541 key
->hw_key_idx
= ret
;
2542 /* push IV and Michael MIC generation to stack */
2543 key
->flags
|= IEEE80211_KEY_FLAG_GENERATE_IV
;
2544 if (key
->alg
== ALG_TKIP
)
2545 key
->flags
|= IEEE80211_KEY_FLAG_GENERATE_MMIC
;
2546 if (sc
->sc_ah
->sw_mgmt_crypto
&& key
->alg
== ALG_CCMP
)
2547 key
->flags
|= IEEE80211_KEY_FLAG_SW_MGMT
;
2552 ath_key_delete(sc
, key
);
2558 ath9k_ps_restore(sc
);
2559 mutex_unlock(&sc
->mutex
);
2564 static void ath9k_bss_info_changed(struct ieee80211_hw
*hw
,
2565 struct ieee80211_vif
*vif
,
2566 struct ieee80211_bss_conf
*bss_conf
,
2569 struct ath_wiphy
*aphy
= hw
->priv
;
2570 struct ath_softc
*sc
= aphy
->sc
;
2571 struct ath_hw
*ah
= sc
->sc_ah
;
2572 struct ath_vif
*avp
= (void *)vif
->drv_priv
;
2576 mutex_lock(&sc
->mutex
);
2579 * TODO: Need to decide which hw opmode to use for
2580 * multi-interface cases
2581 * XXX: This belongs into add_interface!
2583 if (vif
->type
== NL80211_IFTYPE_AP
&&
2584 ah
->opmode
!= NL80211_IFTYPE_AP
) {
2585 ah
->opmode
= NL80211_IFTYPE_STATION
;
2586 ath9k_hw_setopmode(ah
);
2587 memcpy(sc
->curbssid
, sc
->sc_ah
->macaddr
, ETH_ALEN
);
2589 ath9k_hw_write_associd(sc
);
2590 /* Request full reset to get hw opmode changed properly */
2591 sc
->sc_flags
|= SC_OP_FULL_RESET
;
2594 if ((changed
& BSS_CHANGED_BSSID
) &&
2595 !is_zero_ether_addr(bss_conf
->bssid
)) {
2596 switch (vif
->type
) {
2597 case NL80211_IFTYPE_STATION
:
2598 case NL80211_IFTYPE_ADHOC
:
2599 case NL80211_IFTYPE_MESH_POINT
:
2601 memcpy(sc
->curbssid
, bss_conf
->bssid
, ETH_ALEN
);
2602 memcpy(avp
->bssid
, bss_conf
->bssid
, ETH_ALEN
);
2604 ath9k_hw_write_associd(sc
);
2606 /* Set aggregation protection mode parameters */
2607 sc
->config
.ath_aggr_prot
= 0;
2609 DPRINTF(sc
, ATH_DBG_CONFIG
,
2610 "RX filter 0x%x bssid %pM aid 0x%x\n",
2611 rfilt
, sc
->curbssid
, sc
->curaid
);
2613 /* need to reconfigure the beacon */
2614 sc
->sc_flags
&= ~SC_OP_BEACONS
;
2622 if ((vif
->type
== NL80211_IFTYPE_ADHOC
) ||
2623 (vif
->type
== NL80211_IFTYPE_AP
) ||
2624 (vif
->type
== NL80211_IFTYPE_MESH_POINT
)) {
2625 if ((changed
& BSS_CHANGED_BEACON
) ||
2626 (changed
& BSS_CHANGED_BEACON_ENABLED
&&
2627 bss_conf
->enable_beacon
)) {
2629 * Allocate and setup the beacon frame.
2631 * Stop any previous beacon DMA. This may be
2632 * necessary, for example, when an ibss merge
2633 * causes reconfiguration; we may be called
2634 * with beacon transmission active.
2636 ath9k_hw_stoptxdma(sc
->sc_ah
, sc
->beacon
.beaconq
);
2638 error
= ath_beacon_alloc(aphy
, vif
);
2640 ath_beacon_config(sc
, vif
);
2644 /* Check for WLAN_CAPABILITY_PRIVACY ? */
2645 if ((avp
->av_opmode
!= NL80211_IFTYPE_STATION
)) {
2646 for (i
= 0; i
< IEEE80211_WEP_NKID
; i
++)
2647 if (ath9k_hw_keyisvalid(sc
->sc_ah
, (u16
)i
))
2648 ath9k_hw_keysetmac(sc
->sc_ah
,
2653 /* Only legacy IBSS for now */
2654 if (vif
->type
== NL80211_IFTYPE_ADHOC
)
2655 ath_update_chainmask(sc
, 0);
2657 if (changed
& BSS_CHANGED_ERP_PREAMBLE
) {
2658 DPRINTF(sc
, ATH_DBG_CONFIG
, "BSS Changed PREAMBLE %d\n",
2659 bss_conf
->use_short_preamble
);
2660 if (bss_conf
->use_short_preamble
)
2661 sc
->sc_flags
|= SC_OP_PREAMBLE_SHORT
;
2663 sc
->sc_flags
&= ~SC_OP_PREAMBLE_SHORT
;
2666 if (changed
& BSS_CHANGED_ERP_CTS_PROT
) {
2667 DPRINTF(sc
, ATH_DBG_CONFIG
, "BSS Changed CTS PROT %d\n",
2668 bss_conf
->use_cts_prot
);
2669 if (bss_conf
->use_cts_prot
&&
2670 hw
->conf
.channel
->band
!= IEEE80211_BAND_5GHZ
)
2671 sc
->sc_flags
|= SC_OP_PROTECT_ENABLE
;
2673 sc
->sc_flags
&= ~SC_OP_PROTECT_ENABLE
;
2676 if (changed
& BSS_CHANGED_ASSOC
) {
2677 DPRINTF(sc
, ATH_DBG_CONFIG
, "BSS Changed ASSOC %d\n",
2679 ath9k_bss_assoc_info(sc
, vif
, bss_conf
);
2683 * The HW TSF has to be reset when the beacon interval changes.
2684 * We set the flag here, and ath_beacon_config_ap() would take this
2685 * into account when it gets called through the subsequent
2686 * config_interface() call - with IFCC_BEACON in the changed field.
2689 if (changed
& BSS_CHANGED_BEACON_INT
) {
2690 sc
->sc_flags
|= SC_OP_TSF_RESET
;
2691 sc
->beacon_interval
= bss_conf
->beacon_int
;
2694 mutex_unlock(&sc
->mutex
);
2697 static u64
ath9k_get_tsf(struct ieee80211_hw
*hw
)
2700 struct ath_wiphy
*aphy
= hw
->priv
;
2701 struct ath_softc
*sc
= aphy
->sc
;
2703 mutex_lock(&sc
->mutex
);
2704 tsf
= ath9k_hw_gettsf64(sc
->sc_ah
);
2705 mutex_unlock(&sc
->mutex
);
2710 static void ath9k_set_tsf(struct ieee80211_hw
*hw
, u64 tsf
)
2712 struct ath_wiphy
*aphy
= hw
->priv
;
2713 struct ath_softc
*sc
= aphy
->sc
;
2715 mutex_lock(&sc
->mutex
);
2716 ath9k_hw_settsf64(sc
->sc_ah
, tsf
);
2717 mutex_unlock(&sc
->mutex
);
2720 static void ath9k_reset_tsf(struct ieee80211_hw
*hw
)
2722 struct ath_wiphy
*aphy
= hw
->priv
;
2723 struct ath_softc
*sc
= aphy
->sc
;
2725 mutex_lock(&sc
->mutex
);
2726 ath9k_hw_reset_tsf(sc
->sc_ah
);
2727 mutex_unlock(&sc
->mutex
);
2730 static int ath9k_ampdu_action(struct ieee80211_hw
*hw
,
2731 enum ieee80211_ampdu_mlme_action action
,
2732 struct ieee80211_sta
*sta
,
2735 struct ath_wiphy
*aphy
= hw
->priv
;
2736 struct ath_softc
*sc
= aphy
->sc
;
2740 case IEEE80211_AMPDU_RX_START
:
2741 if (!(sc
->sc_flags
& SC_OP_RXAGGR
))
2744 case IEEE80211_AMPDU_RX_STOP
:
2746 case IEEE80211_AMPDU_TX_START
:
2747 ret
= ath_tx_aggr_start(sc
, sta
, tid
, ssn
);
2749 DPRINTF(sc
, ATH_DBG_FATAL
,
2750 "Unable to start TX aggregation\n");
2752 ieee80211_start_tx_ba_cb_irqsafe(hw
, sta
->addr
, tid
);
2754 case IEEE80211_AMPDU_TX_STOP
:
2755 ret
= ath_tx_aggr_stop(sc
, sta
, tid
);
2757 DPRINTF(sc
, ATH_DBG_FATAL
,
2758 "Unable to stop TX aggregation\n");
2760 ieee80211_stop_tx_ba_cb_irqsafe(hw
, sta
->addr
, tid
);
2762 case IEEE80211_AMPDU_TX_OPERATIONAL
:
2763 ath_tx_aggr_resume(sc
, sta
, tid
);
2766 DPRINTF(sc
, ATH_DBG_FATAL
, "Unknown AMPDU action\n");
2772 static void ath9k_sw_scan_start(struct ieee80211_hw
*hw
)
2774 struct ath_wiphy
*aphy
= hw
->priv
;
2775 struct ath_softc
*sc
= aphy
->sc
;
2777 if (ath9k_wiphy_scanning(sc
)) {
2778 printk(KERN_DEBUG
"ath9k: Two wiphys trying to scan at the "
2781 * Do not allow the concurrent scanning state for now. This
2782 * could be improved with scanning control moved into ath9k.
2787 aphy
->state
= ATH_WIPHY_SCAN
;
2788 ath9k_wiphy_pause_all_forced(sc
, aphy
);
2790 mutex_lock(&sc
->mutex
);
2791 sc
->sc_flags
|= SC_OP_SCANNING
;
2792 mutex_unlock(&sc
->mutex
);
2795 static void ath9k_sw_scan_complete(struct ieee80211_hw
*hw
)
2797 struct ath_wiphy
*aphy
= hw
->priv
;
2798 struct ath_softc
*sc
= aphy
->sc
;
2800 mutex_lock(&sc
->mutex
);
2801 aphy
->state
= ATH_WIPHY_ACTIVE
;
2802 sc
->sc_flags
&= ~SC_OP_SCANNING
;
2803 sc
->sc_flags
|= SC_OP_FULL_RESET
;
2804 mutex_unlock(&sc
->mutex
);
2807 struct ieee80211_ops ath9k_ops
= {
2809 .start
= ath9k_start
,
2811 .add_interface
= ath9k_add_interface
,
2812 .remove_interface
= ath9k_remove_interface
,
2813 .config
= ath9k_config
,
2814 .configure_filter
= ath9k_configure_filter
,
2815 .sta_notify
= ath9k_sta_notify
,
2816 .conf_tx
= ath9k_conf_tx
,
2817 .bss_info_changed
= ath9k_bss_info_changed
,
2818 .set_key
= ath9k_set_key
,
2819 .get_tsf
= ath9k_get_tsf
,
2820 .set_tsf
= ath9k_set_tsf
,
2821 .reset_tsf
= ath9k_reset_tsf
,
2822 .ampdu_action
= ath9k_ampdu_action
,
2823 .sw_scan_start
= ath9k_sw_scan_start
,
2824 .sw_scan_complete
= ath9k_sw_scan_complete
,
2830 } ath_mac_bb_names
[] = {
2831 { AR_SREV_VERSION_5416_PCI
, "5416" },
2832 { AR_SREV_VERSION_5416_PCIE
, "5418" },
2833 { AR_SREV_VERSION_9100
, "9100" },
2834 { AR_SREV_VERSION_9160
, "9160" },
2835 { AR_SREV_VERSION_9280
, "9280" },
2836 { AR_SREV_VERSION_9285
, "9285" }
2842 } ath_rf_names
[] = {
2844 { AR_RAD5133_SREV_MAJOR
, "5133" },
2845 { AR_RAD5122_SREV_MAJOR
, "5122" },
2846 { AR_RAD2133_SREV_MAJOR
, "2133" },
2847 { AR_RAD2122_SREV_MAJOR
, "2122" }
2851 * Return the MAC/BB name. "????" is returned if the MAC/BB is unknown.
2854 ath_mac_bb_name(u32 mac_bb_version
)
2858 for (i
=0; i
<ARRAY_SIZE(ath_mac_bb_names
); i
++) {
2859 if (ath_mac_bb_names
[i
].version
== mac_bb_version
) {
2860 return ath_mac_bb_names
[i
].name
;
2868 * Return the RF name. "????" is returned if the RF is unknown.
2871 ath_rf_name(u16 rf_version
)
2875 for (i
=0; i
<ARRAY_SIZE(ath_rf_names
); i
++) {
2876 if (ath_rf_names
[i
].version
== rf_version
) {
2877 return ath_rf_names
[i
].name
;
2884 static int __init
ath9k_init(void)
2888 /* Register rate control algorithm */
2889 error
= ath_rate_control_register();
2892 "ath9k: Unable to register rate control "
2898 error
= ath9k_debug_create_root();
2901 "ath9k: Unable to create debugfs root: %d\n",
2903 goto err_rate_unregister
;
2906 error
= ath_pci_init();
2909 "ath9k: No PCI devices found, driver not installed.\n");
2911 goto err_remove_root
;
2914 error
= ath_ahb_init();
2926 ath9k_debug_remove_root();
2927 err_rate_unregister
:
2928 ath_rate_control_unregister();
2932 module_init(ath9k_init
);
2934 static void __exit
ath9k_exit(void)
2938 ath9k_debug_remove_root();
2939 ath_rate_control_unregister();
2940 printk(KERN_INFO
"%s: Driver unloaded\n", dev_info
);
2942 module_exit(ath9k_exit
);