projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
iwlwifi: use iwl_find_station less
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl3945-base.c
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * Intel Linux Wireless <ilw@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
30 #include <linux/kernel.h>
31 #include <linux/module.h>
32 #include <linux/init.h>
33 #include <linux/pci.h>
34 #include <linux/dma-mapping.h>
35 #include <linux/delay.h>
36 #include <linux/sched.h>
37 #include <linux/skbuff.h>
38 #include <linux/netdevice.h>
39 #include <linux/wireless.h>
40 #include <linux/firmware.h>
41 #include <linux/etherdevice.h>
42 #include <linux/if_arp.h>
43
44 #include <net/ieee80211_radiotap.h>
45 #include <net/mac80211.h>
46
47 #include <asm/div64.h>
48
49 #define DRV_NAME "iwl3945"
50
51 #include "iwl-fh.h"
52 #include "iwl-3945-fh.h"
53 #include "iwl-commands.h"
54 #include "iwl-sta.h"
55 #include "iwl-3945.h"
56 #include "iwl-core.h"
57 #include "iwl-helpers.h"
58 #include "iwl-dev.h"
59 #include "iwl-spectrum.h"
60
61 /*
62 * module name, copyright, version, etc.
63 */
64
65 #define DRV_DESCRIPTION \
66 "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
67
68 #ifdef CONFIG_IWLWIFI_DEBUG
69 #define VD "d"
70 #else
71 #define VD
72 #endif
73
74 /*
75 * add "s" to indicate spectrum measurement included.
76 * we add it here to be consistent with previous releases in which
77 * this was configurable.
78 */
79 #define DRV_VERSION IWLWIFI_VERSION VD "s"
80 #define DRV_COPYRIGHT "Copyright(c) 2003-2010 Intel Corporation"
81 #define DRV_AUTHOR "<ilw@linux.intel.com>"
82
83 MODULE_DESCRIPTION(DRV_DESCRIPTION);
84 MODULE_VERSION(DRV_VERSION);
85 MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
86 MODULE_LICENSE("GPL");
87
88 /* module parameters */
89 struct iwl_mod_params iwl3945_mod_params = {
90 .sw_crypto = 1,
91 .restart_fw = 1,
92 /* the rest are 0 by default */
93 };
94
95 /**
96 * iwl3945_get_antenna_flags - Get antenna flags for RXON command
97 * @priv: eeprom and antenna fields are used to determine antenna flags
98 *
99 * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
100 * iwl3945_mod_params.antenna specifies the antenna diversity mode:
101 *
102 * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
103 * IWL_ANTENNA_MAIN - Force MAIN antenna
104 * IWL_ANTENNA_AUX - Force AUX antenna
105 */
106 __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
107 {
108 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
109
110 switch (iwl3945_mod_params.antenna) {
111 case IWL_ANTENNA_DIVERSITY:
112 return 0;
113
114 case IWL_ANTENNA_MAIN:
115 if (eeprom->antenna_switch_type)
116 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
117 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
118
119 case IWL_ANTENNA_AUX:
120 if (eeprom->antenna_switch_type)
121 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
122 return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
123 }
124
125 /* bad antenna selector value */
126 IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
127 iwl3945_mod_params.antenna);
128
129 return 0; /* "diversity" is default if error */
130 }
131
132 static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
133 struct ieee80211_key_conf *keyconf,
134 u8 sta_id)
135 {
136 unsigned long flags;
137 __le16 key_flags = 0;
138 int ret;
139
140 key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
141 key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
142
143 if (sta_id == priv->hw_params.bcast_sta_id)
144 key_flags |= STA_KEY_MULTICAST_MSK;
145
146 keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
147 keyconf->hw_key_idx = keyconf->keyidx;
148 key_flags &= ~STA_KEY_FLG_INVALID;
149
150 spin_lock_irqsave(&priv->sta_lock, flags);
151 priv->stations[sta_id].keyinfo.alg = keyconf->alg;
152 priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
153 memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
154 keyconf->keylen);
155
156 memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
157 keyconf->keylen);
158
159 if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
160 == STA_KEY_FLG_NO_ENC)
161 priv->stations[sta_id].sta.key.key_offset =
162 iwl_get_free_ucode_key_index(priv);
163 /* else, we are overriding an existing key => no need to allocated room
164 * in uCode. */
165
166 WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
167 "no space for a new key");
168
169 priv->stations[sta_id].sta.key.key_flags = key_flags;
170 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
171 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
172
173 IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
174
175 ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
176
177 spin_unlock_irqrestore(&priv->sta_lock, flags);
178
179 return ret;
180 }
181
182 static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
183 struct ieee80211_key_conf *keyconf,
184 u8 sta_id)
185 {
186 return -EOPNOTSUPP;
187 }
188
189 static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
190 struct ieee80211_key_conf *keyconf,
191 u8 sta_id)
192 {
193 return -EOPNOTSUPP;
194 }
195
196 static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
197 {
198 unsigned long flags;
199
200 spin_lock_irqsave(&priv->sta_lock, flags);
201 memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
202 memset(&priv->stations[sta_id].sta.key, 0,
203 sizeof(struct iwl4965_keyinfo));
204 priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
205 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
206 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
207 spin_unlock_irqrestore(&priv->sta_lock, flags);
208
209 IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
210 iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
211 return 0;
212 }
213
214 static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
215 struct ieee80211_key_conf *keyconf, u8 sta_id)
216 {
217 int ret = 0;
218
219 keyconf->hw_key_idx = HW_KEY_DYNAMIC;
220
221 switch (keyconf->alg) {
222 case ALG_CCMP:
223 ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
224 break;
225 case ALG_TKIP:
226 ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
227 break;
228 case ALG_WEP:
229 ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
230 break;
231 default:
232 IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
233 ret = -EINVAL;
234 }
235
236 IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
237 keyconf->alg, keyconf->keylen, keyconf->keyidx,
238 sta_id, ret);
239
240 return ret;
241 }
242
243 static int iwl3945_remove_static_key(struct iwl_priv *priv)
244 {
245 int ret = -EOPNOTSUPP;
246
247 return ret;
248 }
249
250 static int iwl3945_set_static_key(struct iwl_priv *priv,
251 struct ieee80211_key_conf *key)
252 {
253 if (key->alg == ALG_WEP)
254 return -EOPNOTSUPP;
255
256 IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
257 return -EINVAL;
258 }
259
260 static void iwl3945_clear_free_frames(struct iwl_priv *priv)
261 {
262 struct list_head *element;
263
264 IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
265 priv->frames_count);
266
267 while (!list_empty(&priv->free_frames)) {
268 element = priv->free_frames.next;
269 list_del(element);
270 kfree(list_entry(element, struct iwl3945_frame, list));
271 priv->frames_count--;
272 }
273
274 if (priv->frames_count) {
275 IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
276 priv->frames_count);
277 priv->frames_count = 0;
278 }
279 }
280
281 static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
282 {
283 struct iwl3945_frame *frame;
284 struct list_head *element;
285 if (list_empty(&priv->free_frames)) {
286 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
287 if (!frame) {
288 IWL_ERR(priv, "Could not allocate frame!\n");
289 return NULL;
290 }
291
292 priv->frames_count++;
293 return frame;
294 }
295
296 element = priv->free_frames.next;
297 list_del(element);
298 return list_entry(element, struct iwl3945_frame, list);
299 }
300
301 static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
302 {
303 memset(frame, 0, sizeof(*frame));
304 list_add(&frame->list, &priv->free_frames);
305 }
306
307 unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
308 struct ieee80211_hdr *hdr,
309 int left)
310 {
311
312 if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
313 ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
314 (priv->iw_mode != NL80211_IFTYPE_AP)))
315 return 0;
316
317 if (priv->ibss_beacon->len > left)
318 return 0;
319
320 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
321
322 return priv->ibss_beacon->len;
323 }
324
325 static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
326 {
327 struct iwl3945_frame *frame;
328 unsigned int frame_size;
329 int rc;
330 u8 rate;
331
332 frame = iwl3945_get_free_frame(priv);
333
334 if (!frame) {
335 IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
336 "command.\n");
337 return -ENOMEM;
338 }
339
340 rate = iwl_rate_get_lowest_plcp(priv);
341
342 frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
343
344 rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
345 &frame->u.cmd[0]);
346
347 iwl3945_free_frame(priv, frame);
348
349 return rc;
350 }
351
352 static void iwl3945_unset_hw_params(struct iwl_priv *priv)
353 {
354 if (priv->_3945.shared_virt)
355 dma_free_coherent(&priv->pci_dev->dev,
356 sizeof(struct iwl3945_shared),
357 priv->_3945.shared_virt,
358 priv->_3945.shared_phys);
359 }
360
361 static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
362 struct ieee80211_tx_info *info,
363 struct iwl_device_cmd *cmd,
364 struct sk_buff *skb_frag,
365 int sta_id)
366 {
367 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
368 struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
369
370 switch (keyinfo->alg) {
371 case ALG_CCMP:
372 tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
373 memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
374 IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
375 break;
376
377 case ALG_TKIP:
378 break;
379
380 case ALG_WEP:
381 tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
382 (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
383
384 if (keyinfo->keylen == 13)
385 tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
386
387 memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
388
389 IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
390 "with key %d\n", info->control.hw_key->hw_key_idx);
391 break;
392
393 default:
394 IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
395 break;
396 }
397 }
398
399 /*
400 * handle build REPLY_TX command notification.
401 */
402 static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
403 struct iwl_device_cmd *cmd,
404 struct ieee80211_tx_info *info,
405 struct ieee80211_hdr *hdr, u8 std_id)
406 {
407 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
408 __le32 tx_flags = tx_cmd->tx_flags;
409 __le16 fc = hdr->frame_control;
410
411 tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
412 if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
413 tx_flags |= TX_CMD_FLG_ACK_MSK;
414 if (ieee80211_is_mgmt(fc))
415 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
416 if (ieee80211_is_probe_resp(fc) &&
417 !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
418 tx_flags |= TX_CMD_FLG_TSF_MSK;
419 } else {
420 tx_flags &= (~TX_CMD_FLG_ACK_MSK);
421 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
422 }
423
424 tx_cmd->sta_id = std_id;
425 if (ieee80211_has_morefrags(fc))
426 tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
427
428 if (ieee80211_is_data_qos(fc)) {
429 u8 *qc = ieee80211_get_qos_ctl(hdr);
430 tx_cmd->tid_tspec = qc[0] & 0xf;
431 tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
432 } else {
433 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
434 }
435
436 priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
437
438 if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
439 tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
440
441 tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
442 if (ieee80211_is_mgmt(fc)) {
443 if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
444 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
445 else
446 tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
447 } else {
448 tx_cmd->timeout.pm_frame_timeout = 0;
449 }
450
451 tx_cmd->driver_txop = 0;
452 tx_cmd->tx_flags = tx_flags;
453 tx_cmd->next_frame_len = 0;
454 }
455
456 /*
457 * start REPLY_TX command process
458 */
459 static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
460 {
461 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
462 struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
463 struct iwl3945_tx_cmd *tx_cmd;
464 struct iwl_tx_queue *txq = NULL;
465 struct iwl_queue *q = NULL;
466 struct iwl_device_cmd *out_cmd;
467 struct iwl_cmd_meta *out_meta;
468 dma_addr_t phys_addr;
469 dma_addr_t txcmd_phys;
470 int txq_id = skb_get_queue_mapping(skb);
471 u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
472 u8 id;
473 u8 unicast;
474 u8 sta_id;
475 u8 tid = 0;
476 u16 seq_number = 0;
477 __le16 fc;
478 u8 wait_write_ptr = 0;
479 u8 *qc = NULL;
480 unsigned long flags;
481
482 spin_lock_irqsave(&priv->lock, flags);
483 if (iwl_is_rfkill(priv)) {
484 IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
485 goto drop_unlock;
486 }
487
488 if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
489 IWL_ERR(priv, "ERROR: No TX rate available.\n");
490 goto drop_unlock;
491 }
492
493 unicast = !is_multicast_ether_addr(hdr->addr1);
494 id = 0;
495
496 fc = hdr->frame_control;
497
498 #ifdef CONFIG_IWLWIFI_DEBUG
499 if (ieee80211_is_auth(fc))
500 IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
501 else if (ieee80211_is_assoc_req(fc))
502 IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
503 else if (ieee80211_is_reassoc_req(fc))
504 IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
505 #endif
506
507 spin_unlock_irqrestore(&priv->lock, flags);
508
509 hdr_len = ieee80211_hdrlen(fc);
510
511 /* Find index into station table for destination station */
512 if (!info->control.sta)
513 sta_id = priv->hw_params.bcast_sta_id;
514 else
515 sta_id = iwl_sta_id(info->control.sta);
516 if (sta_id == IWL_INVALID_STATION) {
517 IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
518 hdr->addr1);
519 goto drop;
520 }
521
522 IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
523
524 if (ieee80211_is_data_qos(fc)) {
525 qc = ieee80211_get_qos_ctl(hdr);
526 tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
527 if (unlikely(tid >= MAX_TID_COUNT))
528 goto drop;
529 seq_number = priv->stations[sta_id].tid[tid].seq_number &
530 IEEE80211_SCTL_SEQ;
531 hdr->seq_ctrl = cpu_to_le16(seq_number) |
532 (hdr->seq_ctrl &
533 cpu_to_le16(IEEE80211_SCTL_FRAG));
534 seq_number += 0x10;
535 }
536
537 /* Descriptor for chosen Tx queue */
538 txq = &priv->txq[txq_id];
539 q = &txq->q;
540
541 if ((iwl_queue_space(q) < q->high_mark))
542 goto drop;
543
544 spin_lock_irqsave(&priv->lock, flags);
545
546 idx = get_cmd_index(q, q->write_ptr, 0);
547
548 /* Set up driver data for this TFD */
549 memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
550 txq->txb[q->write_ptr].skb[0] = skb;
551
552 /* Init first empty entry in queue's array of Tx/cmd buffers */
553 out_cmd = txq->cmd[idx];
554 out_meta = &txq->meta[idx];
555 tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
556 memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
557 memset(tx_cmd, 0, sizeof(*tx_cmd));
558
559 /*
560 * Set up the Tx-command (not MAC!) header.
561 * Store the chosen Tx queue and TFD index within the sequence field;
562 * after Tx, uCode's Tx response will return this value so driver can
563 * locate the frame within the tx queue and do post-tx processing.
564 */
565 out_cmd->hdr.cmd = REPLY_TX;
566 out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
567 INDEX_TO_SEQ(q->write_ptr)));
568
569 /* Copy MAC header from skb into command buffer */
570 memcpy(tx_cmd->hdr, hdr, hdr_len);
571
572
573 if (info->control.hw_key)
574 iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
575
576 /* TODO need this for burst mode later on */
577 iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
578
579 /* set is_hcca to 0; it probably will never be implemented */
580 iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
581
582 /* Total # bytes to be transmitted */
583 len = (u16)skb->len;
584 tx_cmd->len = cpu_to_le16(len);
585
586 iwl_dbg_log_tx_data_frame(priv, len, hdr);
587 iwl_update_stats(priv, true, fc, len);
588 tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
589 tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
590
591 if (!ieee80211_has_morefrags(hdr->frame_control)) {
592 txq->need_update = 1;
593 if (qc)
594 priv->stations[sta_id].tid[tid].seq_number = seq_number;
595 } else {
596 wait_write_ptr = 1;
597 txq->need_update = 0;
598 }
599
600 IWL_DEBUG_TX(priv, "sequence nr = 0X%x\n",
601 le16_to_cpu(out_cmd->hdr.sequence));
602 IWL_DEBUG_TX(priv, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
603 iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
604 iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
605 ieee80211_hdrlen(fc));
606
607 /*
608 * Use the first empty entry in this queue's command buffer array
609 * to contain the Tx command and MAC header concatenated together
610 * (payload data will be in another buffer).
611 * Size of this varies, due to varying MAC header length.
612 * If end is not dword aligned, we'll have 2 extra bytes at the end
613 * of the MAC header (device reads on dword boundaries).
614 * We'll tell device about this padding later.
615 */
616 len = sizeof(struct iwl3945_tx_cmd) +
617 sizeof(struct iwl_cmd_header) + hdr_len;
618
619 len_org = len;
620 len = (len + 3) & ~3;
621
622 if (len_org != len)
623 len_org = 1;
624 else
625 len_org = 0;
626
627 /* Physical address of this Tx command's header (not MAC header!),
628 * within command buffer array. */
629 txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
630 len, PCI_DMA_TODEVICE);
631 /* we do not map meta data ... so we can safely access address to
632 * provide to unmap command*/
633 pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
634 pci_unmap_len_set(out_meta, len, len);
635
636 /* Add buffer containing Tx command and MAC(!) header to TFD's
637 * first entry */
638 priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
639 txcmd_phys, len, 1, 0);
640
641
642 /* Set up TFD's 2nd entry to point directly to remainder of skb,
643 * if any (802.11 null frames have no payload). */
644 len = skb->len - hdr_len;
645 if (len) {
646 phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
647 len, PCI_DMA_TODEVICE);
648 priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
649 phys_addr, len,
650 0, U32_PAD(len));
651 }
652
653
654 /* Tell device the write index *just past* this latest filled TFD */
655 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
656 iwl_txq_update_write_ptr(priv, txq);
657 spin_unlock_irqrestore(&priv->lock, flags);
658
659 if ((iwl_queue_space(q) < q->high_mark)
660 && priv->mac80211_registered) {
661 if (wait_write_ptr) {
662 spin_lock_irqsave(&priv->lock, flags);
663 txq->need_update = 1;
664 iwl_txq_update_write_ptr(priv, txq);
665 spin_unlock_irqrestore(&priv->lock, flags);
666 }
667
668 iwl_stop_queue(priv, skb_get_queue_mapping(skb));
669 }
670
671 return 0;
672
673 drop_unlock:
674 spin_unlock_irqrestore(&priv->lock, flags);
675 drop:
676 return -1;
677 }
678
679 #define BEACON_TIME_MASK_LOW 0x00FFFFFF
680 #define BEACON_TIME_MASK_HIGH 0xFF000000
681 #define TIME_UNIT 1024
682
683 /*
684 * extended beacon time format
685 * time in usec will be changed into a 32-bit value in 8:24 format
686 * the high 1 byte is the beacon counts
687 * the lower 3 bytes is the time in usec within one beacon interval
688 */
689
690 static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
691 {
692 u32 quot;
693 u32 rem;
694 u32 interval = beacon_interval * 1024;
695
696 if (!interval || !usec)
697 return 0;
698
699 quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
700 rem = (usec % interval) & BEACON_TIME_MASK_LOW;
701
702 return (quot << 24) + rem;
703 }
704
705 /* base is usually what we get from ucode with each received frame,
706 * the same as HW timer counter counting down
707 */
708
709 static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
710 {
711 u32 base_low = base & BEACON_TIME_MASK_LOW;
712 u32 addon_low = addon & BEACON_TIME_MASK_LOW;
713 u32 interval = beacon_interval * TIME_UNIT;
714 u32 res = (base & BEACON_TIME_MASK_HIGH) +
715 (addon & BEACON_TIME_MASK_HIGH);
716
717 if (base_low > addon_low)
718 res += base_low - addon_low;
719 else if (base_low < addon_low) {
720 res += interval + base_low - addon_low;
721 res += (1 << 24);
722 } else
723 res += (1 << 24);
724
725 return cpu_to_le32(res);
726 }
727
728 static int iwl3945_get_measurement(struct iwl_priv *priv,
729 struct ieee80211_measurement_params *params,
730 u8 type)
731 {
732 struct iwl_spectrum_cmd spectrum;
733 struct iwl_rx_packet *pkt;
734 struct iwl_host_cmd cmd = {
735 .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
736 .data = (void *)&spectrum,
737 .flags = CMD_WANT_SKB,
738 };
739 u32 add_time = le64_to_cpu(params->start_time);
740 int rc;
741 int spectrum_resp_status;
742 int duration = le16_to_cpu(params->duration);
743
744 if (iwl_is_associated(priv))
745 add_time =
746 iwl3945_usecs_to_beacons(
747 le64_to_cpu(params->start_time) - priv->_3945.last_tsf,
748 le16_to_cpu(priv->rxon_timing.beacon_interval));
749
750 memset(&spectrum, 0, sizeof(spectrum));
751
752 spectrum.channel_count = cpu_to_le16(1);
753 spectrum.flags =
754 RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
755 spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
756 cmd.len = sizeof(spectrum);
757 spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
758
759 if (iwl_is_associated(priv))
760 spectrum.start_time =
761 iwl3945_add_beacon_time(priv->_3945.last_beacon_time,
762 add_time,
763 le16_to_cpu(priv->rxon_timing.beacon_interval));
764 else
765 spectrum.start_time = 0;
766
767 spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
768 spectrum.channels[0].channel = params->channel;
769 spectrum.channels[0].type = type;
770 if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
771 spectrum.flags |= RXON_FLG_BAND_24G_MSK |
772 RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
773
774 rc = iwl_send_cmd_sync(priv, &cmd);
775 if (rc)
776 return rc;
777
778 pkt = (struct iwl_rx_packet *)cmd.reply_page;
779 if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
780 IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
781 rc = -EIO;
782 }
783
784 spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
785 switch (spectrum_resp_status) {
786 case 0: /* Command will be handled */
787 if (pkt->u.spectrum.id != 0xff) {
788 IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
789 pkt->u.spectrum.id);
790 priv->measurement_status &= ~MEASUREMENT_READY;
791 }
792 priv->measurement_status |= MEASUREMENT_ACTIVE;
793 rc = 0;
794 break;
795
796 case 1: /* Command will not be handled */
797 rc = -EAGAIN;
798 break;
799 }
800
801 iwl_free_pages(priv, cmd.reply_page);
802
803 return rc;
804 }
805
806 static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
807 struct iwl_rx_mem_buffer *rxb)
808 {
809 struct iwl_rx_packet *pkt = rxb_addr(rxb);
810 struct iwl_alive_resp *palive;
811 struct delayed_work *pwork;
812
813 palive = &pkt->u.alive_frame;
814
815 IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
816 "0x%01X 0x%01X\n",
817 palive->is_valid, palive->ver_type,
818 palive->ver_subtype);
819
820 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
821 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
822 memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
823 sizeof(struct iwl_alive_resp));
824 pwork = &priv->init_alive_start;
825 } else {
826 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
827 memcpy(&priv->card_alive, &pkt->u.alive_frame,
828 sizeof(struct iwl_alive_resp));
829 pwork = &priv->alive_start;
830 iwl3945_disable_events(priv);
831 }
832
833 /* We delay the ALIVE response by 5ms to
834 * give the HW RF Kill time to activate... */
835 if (palive->is_valid == UCODE_VALID_OK)
836 queue_delayed_work(priv->workqueue, pwork,
837 msecs_to_jiffies(5));
838 else
839 IWL_WARN(priv, "uCode did not respond OK.\n");
840 }
841
842 static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
843 struct iwl_rx_mem_buffer *rxb)
844 {
845 #ifdef CONFIG_IWLWIFI_DEBUG
846 struct iwl_rx_packet *pkt = rxb_addr(rxb);
847 #endif
848
849 IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
850 return;
851 }
852
853 static void iwl3945_bg_beacon_update(struct work_struct *work)
854 {
855 struct iwl_priv *priv =
856 container_of(work, struct iwl_priv, beacon_update);
857 struct sk_buff *beacon;
858
859 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
860 beacon = ieee80211_beacon_get(priv->hw, priv->vif);
861
862 if (!beacon) {
863 IWL_ERR(priv, "update beacon failed\n");
864 return;
865 }
866
867 mutex_lock(&priv->mutex);
868 /* new beacon skb is allocated every time; dispose previous.*/
869 if (priv->ibss_beacon)
870 dev_kfree_skb(priv->ibss_beacon);
871
872 priv->ibss_beacon = beacon;
873 mutex_unlock(&priv->mutex);
874
875 iwl3945_send_beacon_cmd(priv);
876 }
877
878 static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
879 struct iwl_rx_mem_buffer *rxb)
880 {
881 #ifdef CONFIG_IWLWIFI_DEBUG
882 struct iwl_rx_packet *pkt = rxb_addr(rxb);
883 struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
884 u8 rate = beacon->beacon_notify_hdr.rate;
885
886 IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
887 "tsf %d %d rate %d\n",
888 le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
889 beacon->beacon_notify_hdr.failure_frame,
890 le32_to_cpu(beacon->ibss_mgr_status),
891 le32_to_cpu(beacon->high_tsf),
892 le32_to_cpu(beacon->low_tsf), rate);
893 #endif
894
895 if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
896 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
897 queue_work(priv->workqueue, &priv->beacon_update);
898 }
899
900 /* Handle notification from uCode that card's power state is changing
901 * due to software, hardware, or critical temperature RFKILL */
902 static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
903 struct iwl_rx_mem_buffer *rxb)
904 {
905 struct iwl_rx_packet *pkt = rxb_addr(rxb);
906 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
907 unsigned long status = priv->status;
908
909 IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
910 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
911 (flags & SW_CARD_DISABLED) ? "Kill" : "On");
912
913 iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
914 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
915
916 if (flags & HW_CARD_DISABLED)
917 set_bit(STATUS_RF_KILL_HW, &priv->status);
918 else
919 clear_bit(STATUS_RF_KILL_HW, &priv->status);
920
921
922 iwl_scan_cancel(priv);
923
924 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
925 test_bit(STATUS_RF_KILL_HW, &priv->status)))
926 wiphy_rfkill_set_hw_state(priv->hw->wiphy,
927 test_bit(STATUS_RF_KILL_HW, &priv->status));
928 else
929 wake_up_interruptible(&priv->wait_command_queue);
930 }
931
932 /**
933 * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
934 *
935 * Setup the RX handlers for each of the reply types sent from the uCode
936 * to the host.
937 *
938 * This function chains into the hardware specific files for them to setup
939 * any hardware specific handlers as well.
940 */
941 static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
942 {
943 priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
944 priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
945 priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
946 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
947 priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
948 iwl_rx_spectrum_measure_notif;
949 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
950 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
951 iwl_rx_pm_debug_statistics_notif;
952 priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
953
954 /*
955 * The same handler is used for both the REPLY to a discrete
956 * statistics request from the host as well as for the periodic
957 * statistics notifications (after received beacons) from the uCode.
958 */
959 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_reply_statistics;
960 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
961
962 iwl_setup_rx_scan_handlers(priv);
963 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
964
965 /* Set up hardware specific Rx handlers */
966 iwl3945_hw_rx_handler_setup(priv);
967 }
968
969 /************************** RX-FUNCTIONS ****************************/
970 /*
971 * Rx theory of operation
972 *
973 * The host allocates 32 DMA target addresses and passes the host address
974 * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
975 * 0 to 31
976 *
977 * Rx Queue Indexes
978 * The host/firmware share two index registers for managing the Rx buffers.
979 *
980 * The READ index maps to the first position that the firmware may be writing
981 * to -- the driver can read up to (but not including) this position and get
982 * good data.
983 * The READ index is managed by the firmware once the card is enabled.
984 *
985 * The WRITE index maps to the last position the driver has read from -- the
986 * position preceding WRITE is the last slot the firmware can place a packet.
987 *
988 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
989 * WRITE = READ.
990 *
991 * During initialization, the host sets up the READ queue position to the first
992 * INDEX position, and WRITE to the last (READ - 1 wrapped)
993 *
994 * When the firmware places a packet in a buffer, it will advance the READ index
995 * and fire the RX interrupt. The driver can then query the READ index and
996 * process as many packets as possible, moving the WRITE index forward as it
997 * resets the Rx queue buffers with new memory.
998 *
999 * The management in the driver is as follows:
1000 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
1001 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
1002 * to replenish the iwl->rxq->rx_free.
1003 * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
1004 * iwl->rxq is replenished and the READ INDEX is updated (updating the
1005 * 'processed' and 'read' driver indexes as well)
1006 * + A received packet is processed and handed to the kernel network stack,
1007 * detached from the iwl->rxq. The driver 'processed' index is updated.
1008 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
1009 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
1010 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
1011 * were enough free buffers and RX_STALLED is set it is cleared.
1012 *
1013 *
1014 * Driver sequence:
1015 *
1016 * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
1017 * iwl3945_rx_queue_restock
1018 * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
1019 * queue, updates firmware pointers, and updates
1020 * the WRITE index. If insufficient rx_free buffers
1021 * are available, schedules iwl3945_rx_replenish
1022 *
1023 * -- enable interrupts --
1024 * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
1025 * READ INDEX, detaching the SKB from the pool.
1026 * Moves the packet buffer from queue to rx_used.
1027 * Calls iwl3945_rx_queue_restock to refill any empty
1028 * slots.
1029 * ...
1030 *
1031 */
1032
1033 /**
1034 * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
1035 */
1036 static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
1037 dma_addr_t dma_addr)
1038 {
1039 return cpu_to_le32((u32)dma_addr);
1040 }
1041
1042 /**
1043 * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
1044 *
1045 * If there are slots in the RX queue that need to be restocked,
1046 * and we have free pre-allocated buffers, fill the ranks as much
1047 * as we can, pulling from rx_free.
1048 *
1049 * This moves the 'write' index forward to catch up with 'processed', and
1050 * also updates the memory address in the firmware to reference the new
1051 * target buffer.
1052 */
1053 static void iwl3945_rx_queue_restock(struct iwl_priv *priv)
1054 {
1055 struct iwl_rx_queue *rxq = &priv->rxq;
1056 struct list_head *element;
1057 struct iwl_rx_mem_buffer *rxb;
1058 unsigned long flags;
1059 int write;
1060
1061 spin_lock_irqsave(&rxq->lock, flags);
1062 write = rxq->write & ~0x7;
1063 while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
1064 /* Get next free Rx buffer, remove from free list */
1065 element = rxq->rx_free.next;
1066 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
1067 list_del(element);
1068
1069 /* Point to Rx buffer via next RBD in circular buffer */
1070 rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
1071 rxq->queue[rxq->write] = rxb;
1072 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
1073 rxq->free_count--;
1074 }
1075 spin_unlock_irqrestore(&rxq->lock, flags);
1076 /* If the pre-allocated buffer pool is dropping low, schedule to
1077 * refill it */
1078 if (rxq->free_count <= RX_LOW_WATERMARK)
1079 queue_work(priv->workqueue, &priv->rx_replenish);
1080
1081
1082 /* If we've added more space for the firmware to place data, tell it.
1083 * Increment device's write pointer in multiples of 8. */
1084 if ((rxq->write_actual != (rxq->write & ~0x7))
1085 || (abs(rxq->write - rxq->read) > 7)) {
1086 spin_lock_irqsave(&rxq->lock, flags);
1087 rxq->need_update = 1;
1088 spin_unlock_irqrestore(&rxq->lock, flags);
1089 iwl_rx_queue_update_write_ptr(priv, rxq);
1090 }
1091 }
1092
1093 /**
1094 * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
1095 *
1096 * When moving to rx_free an SKB is allocated for the slot.
1097 *
1098 * Also restock the Rx queue via iwl3945_rx_queue_restock.
1099 * This is called as a scheduled work item (except for during initialization)
1100 */
1101 static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
1102 {
1103 struct iwl_rx_queue *rxq = &priv->rxq;
1104 struct list_head *element;
1105 struct iwl_rx_mem_buffer *rxb;
1106 struct page *page;
1107 unsigned long flags;
1108 gfp_t gfp_mask = priority;
1109
1110 while (1) {
1111 spin_lock_irqsave(&rxq->lock, flags);
1112
1113 if (list_empty(&rxq->rx_used)) {
1114 spin_unlock_irqrestore(&rxq->lock, flags);
1115 return;
1116 }
1117 spin_unlock_irqrestore(&rxq->lock, flags);
1118
1119 if (rxq->free_count > RX_LOW_WATERMARK)
1120 gfp_mask |= __GFP_NOWARN;
1121
1122 if (priv->hw_params.rx_page_order > 0)
1123 gfp_mask |= __GFP_COMP;
1124
1125 /* Alloc a new receive buffer */
1126 page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
1127 if (!page) {
1128 if (net_ratelimit())
1129 IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
1130 if ((rxq->free_count <= RX_LOW_WATERMARK) &&
1131 net_ratelimit())
1132 IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
1133 priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
1134 rxq->free_count);
1135 /* We don't reschedule replenish work here -- we will
1136 * call the restock method and if it still needs
1137 * more buffers it will schedule replenish */
1138 break;
1139 }
1140
1141 spin_lock_irqsave(&rxq->lock, flags);
1142 if (list_empty(&rxq->rx_used)) {
1143 spin_unlock_irqrestore(&rxq->lock, flags);
1144 __free_pages(page, priv->hw_params.rx_page_order);
1145 return;
1146 }
1147 element = rxq->rx_used.next;
1148 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
1149 list_del(element);
1150 spin_unlock_irqrestore(&rxq->lock, flags);
1151
1152 rxb->page = page;
1153 /* Get physical address of RB/SKB */
1154 rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
1155 PAGE_SIZE << priv->hw_params.rx_page_order,
1156 PCI_DMA_FROMDEVICE);
1157
1158 spin_lock_irqsave(&rxq->lock, flags);
1159
1160 list_add_tail(&rxb->list, &rxq->rx_free);
1161 rxq->free_count++;
1162 priv->alloc_rxb_page++;
1163
1164 spin_unlock_irqrestore(&rxq->lock, flags);
1165 }
1166 }
1167
1168 void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
1169 {
1170 unsigned long flags;
1171 int i;
1172 spin_lock_irqsave(&rxq->lock, flags);
1173 INIT_LIST_HEAD(&rxq->rx_free);
1174 INIT_LIST_HEAD(&rxq->rx_used);
1175 /* Fill the rx_used queue with _all_ of the Rx buffers */
1176 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
1177 /* In the reset function, these buffers may have been allocated
1178 * to an SKB, so we need to unmap and free potential storage */
1179 if (rxq->pool[i].page != NULL) {
1180 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
1181 PAGE_SIZE << priv->hw_params.rx_page_order,
1182 PCI_DMA_FROMDEVICE);
1183 __iwl_free_pages(priv, rxq->pool[i].page);
1184 rxq->pool[i].page = NULL;
1185 }
1186 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
1187 }
1188
1189 /* Set us so that we have processed and used all buffers, but have
1190 * not restocked the Rx queue with fresh buffers */
1191 rxq->read = rxq->write = 0;
1192 rxq->write_actual = 0;
1193 rxq->free_count = 0;
1194 spin_unlock_irqrestore(&rxq->lock, flags);
1195 }
1196
1197 void iwl3945_rx_replenish(void *data)
1198 {
1199 struct iwl_priv *priv = data;
1200 unsigned long flags;
1201
1202 iwl3945_rx_allocate(priv, GFP_KERNEL);
1203
1204 spin_lock_irqsave(&priv->lock, flags);
1205 iwl3945_rx_queue_restock(priv);
1206 spin_unlock_irqrestore(&priv->lock, flags);
1207 }
1208
1209 static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
1210 {
1211 iwl3945_rx_allocate(priv, GFP_ATOMIC);
1212
1213 iwl3945_rx_queue_restock(priv);
1214 }
1215
1216
1217 /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
1218 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
1219 * This free routine walks the list of POOL entries and if SKB is set to
1220 * non NULL it is unmapped and freed
1221 */
1222 static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
1223 {
1224 int i;
1225 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
1226 if (rxq->pool[i].page != NULL) {
1227 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
1228 PAGE_SIZE << priv->hw_params.rx_page_order,
1229 PCI_DMA_FROMDEVICE);
1230 __iwl_free_pages(priv, rxq->pool[i].page);
1231 rxq->pool[i].page = NULL;
1232 }
1233 }
1234
1235 dma_free_coherent(&priv->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
1236 rxq->dma_addr);
1237 dma_free_coherent(&priv->pci_dev->dev, sizeof(struct iwl_rb_status),
1238 rxq->rb_stts, rxq->rb_stts_dma);
1239 rxq->bd = NULL;
1240 rxq->rb_stts = NULL;
1241 }
1242
1243
1244 /* Convert linear signal-to-noise ratio into dB */
1245 static u8 ratio2dB[100] = {
1246 /* 0 1 2 3 4 5 6 7 8 9 */
1247 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
1248 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
1249 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
1250 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
1251 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
1252 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
1253 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
1254 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
1255 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
1256 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
1257 };
1258
1259 /* Calculates a relative dB value from a ratio of linear
1260 * (i.e. not dB) signal levels.
1261 * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
1262 int iwl3945_calc_db_from_ratio(int sig_ratio)
1263 {
1264 /* 1000:1 or higher just report as 60 dB */
1265 if (sig_ratio >= 1000)
1266 return 60;
1267
1268 /* 100:1 or higher, divide by 10 and use table,
1269 * add 20 dB to make up for divide by 10 */
1270 if (sig_ratio >= 100)
1271 return 20 + (int)ratio2dB[sig_ratio/10];
1272
1273 /* We shouldn't see this */
1274 if (sig_ratio < 1)
1275 return 0;
1276
1277 /* Use table for ratios 1:1 - 99:1 */
1278 return (int)ratio2dB[sig_ratio];
1279 }
1280
1281 /**
1282 * iwl3945_rx_handle - Main entry function for receiving responses from uCode
1283 *
1284 * Uses the priv->rx_handlers callback function array to invoke
1285 * the appropriate handlers, including command responses,
1286 * frame-received notifications, and other notifications.
1287 */
1288 static void iwl3945_rx_handle(struct iwl_priv *priv)
1289 {
1290 struct iwl_rx_mem_buffer *rxb;
1291 struct iwl_rx_packet *pkt;
1292 struct iwl_rx_queue *rxq = &priv->rxq;
1293 u32 r, i;
1294 int reclaim;
1295 unsigned long flags;
1296 u8 fill_rx = 0;
1297 u32 count = 8;
1298 int total_empty = 0;
1299
1300 /* uCode's read index (stored in shared DRAM) indicates the last Rx
1301 * buffer that the driver may process (last buffer filled by ucode). */
1302 r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
1303 i = rxq->read;
1304
1305 /* calculate total frames need to be restock after handling RX */
1306 total_empty = r - rxq->write_actual;
1307 if (total_empty < 0)
1308 total_empty += RX_QUEUE_SIZE;
1309
1310 if (total_empty > (RX_QUEUE_SIZE / 2))
1311 fill_rx = 1;
1312 /* Rx interrupt, but nothing sent from uCode */
1313 if (i == r)
1314 IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
1315
1316 while (i != r) {
1317 rxb = rxq->queue[i];
1318
1319 /* If an RXB doesn't have a Rx queue slot associated with it,
1320 * then a bug has been introduced in the queue refilling
1321 * routines -- catch it here */
1322 BUG_ON(rxb == NULL);
1323
1324 rxq->queue[i] = NULL;
1325
1326 pci_unmap_page(priv->pci_dev, rxb->page_dma,
1327 PAGE_SIZE << priv->hw_params.rx_page_order,
1328 PCI_DMA_FROMDEVICE);
1329 pkt = rxb_addr(rxb);
1330
1331 trace_iwlwifi_dev_rx(priv, pkt,
1332 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
1333
1334 /* Reclaim a command buffer only if this packet is a response
1335 * to a (driver-originated) command.
1336 * If the packet (e.g. Rx frame) originated from uCode,
1337 * there is no command buffer to reclaim.
1338 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
1339 * but apparently a few don't get set; catch them here. */
1340 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
1341 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
1342 (pkt->hdr.cmd != REPLY_TX);
1343
1344 /* Based on type of command response or notification,
1345 * handle those that need handling via function in
1346 * rx_handlers table. See iwl3945_setup_rx_handlers() */
1347 if (priv->rx_handlers[pkt->hdr.cmd]) {
1348 IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
1349 get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
1350 priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
1351 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
1352 } else {
1353 /* No handling needed */
1354 IWL_DEBUG_RX(priv,
1355 "r %d i %d No handler needed for %s, 0x%02x\n",
1356 r, i, get_cmd_string(pkt->hdr.cmd),
1357 pkt->hdr.cmd);
1358 }
1359
1360 /*
1361 * XXX: After here, we should always check rxb->page
1362 * against NULL before touching it or its virtual
1363 * memory (pkt). Because some rx_handler might have
1364 * already taken or freed the pages.
1365 */
1366
1367 if (reclaim) {
1368 /* Invoke any callbacks, transfer the buffer to caller,
1369 * and fire off the (possibly) blocking iwl_send_cmd()
1370 * as we reclaim the driver command queue */
1371 if (rxb->page)
1372 iwl_tx_cmd_complete(priv, rxb);
1373 else
1374 IWL_WARN(priv, "Claim null rxb?\n");
1375 }
1376
1377 /* Reuse the page if possible. For notification packets and
1378 * SKBs that fail to Rx correctly, add them back into the
1379 * rx_free list for reuse later. */
1380 spin_lock_irqsave(&rxq->lock, flags);
1381 if (rxb->page != NULL) {
1382 rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
1383 0, PAGE_SIZE << priv->hw_params.rx_page_order,
1384 PCI_DMA_FROMDEVICE);
1385 list_add_tail(&rxb->list, &rxq->rx_free);
1386 rxq->free_count++;
1387 } else
1388 list_add_tail(&rxb->list, &rxq->rx_used);
1389
1390 spin_unlock_irqrestore(&rxq->lock, flags);
1391
1392 i = (i + 1) & RX_QUEUE_MASK;
1393 /* If there are a lot of unused frames,
1394 * restock the Rx queue so ucode won't assert. */
1395 if (fill_rx) {
1396 count++;
1397 if (count >= 8) {
1398 rxq->read = i;
1399 iwl3945_rx_replenish_now(priv);
1400 count = 0;
1401 }
1402 }
1403 }
1404
1405 /* Backtrack one entry */
1406 rxq->read = i;
1407 if (fill_rx)
1408 iwl3945_rx_replenish_now(priv);
1409 else
1410 iwl3945_rx_queue_restock(priv);
1411 }
1412
1413 /* call this function to flush any scheduled tasklet */
1414 static inline void iwl_synchronize_irq(struct iwl_priv *priv)
1415 {
1416 /* wait to make sure we flush pending tasklet*/
1417 synchronize_irq(priv->pci_dev->irq);
1418 tasklet_kill(&priv->irq_tasklet);
1419 }
1420
1421 static const char *desc_lookup(int i)
1422 {
1423 switch (i) {
1424 case 1:
1425 return "FAIL";
1426 case 2:
1427 return "BAD_PARAM";
1428 case 3:
1429 return "BAD_CHECKSUM";
1430 case 4:
1431 return "NMI_INTERRUPT";
1432 case 5:
1433 return "SYSASSERT";
1434 case 6:
1435 return "FATAL_ERROR";
1436 }
1437
1438 return "UNKNOWN";
1439 }
1440
1441 #define ERROR_START_OFFSET (1 * sizeof(u32))
1442 #define ERROR_ELEM_SIZE (7 * sizeof(u32))
1443
1444 void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
1445 {
1446 u32 i;
1447 u32 desc, time, count, base, data1;
1448 u32 blink1, blink2, ilink1, ilink2;
1449
1450 base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
1451
1452 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
1453 IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
1454 return;
1455 }
1456
1457
1458 count = iwl_read_targ_mem(priv, base);
1459
1460 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
1461 IWL_ERR(priv, "Start IWL Error Log Dump:\n");
1462 IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
1463 priv->status, count);
1464 }
1465
1466 IWL_ERR(priv, "Desc Time asrtPC blink2 "
1467 "ilink1 nmiPC Line\n");
1468 for (i = ERROR_START_OFFSET;
1469 i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
1470 i += ERROR_ELEM_SIZE) {
1471 desc = iwl_read_targ_mem(priv, base + i);
1472 time =
1473 iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
1474 blink1 =
1475 iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
1476 blink2 =
1477 iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
1478 ilink1 =
1479 iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
1480 ilink2 =
1481 iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
1482 data1 =
1483 iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
1484
1485 IWL_ERR(priv,
1486 "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
1487 desc_lookup(desc), desc, time, blink1, blink2,
1488 ilink1, ilink2, data1);
1489 trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
1490 0, blink1, blink2, ilink1, ilink2);
1491 }
1492 }
1493
1494 #define EVENT_START_OFFSET (6 * sizeof(u32))
1495
1496 /**
1497 * iwl3945_print_event_log - Dump error event log to syslog
1498 *
1499 */
1500 static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
1501 u32 num_events, u32 mode,
1502 int pos, char **buf, size_t bufsz)
1503 {
1504 u32 i;
1505 u32 base; /* SRAM byte address of event log header */
1506 u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
1507 u32 ptr; /* SRAM byte address of log data */
1508 u32 ev, time, data; /* event log data */
1509 unsigned long reg_flags;
1510
1511 if (num_events == 0)
1512 return pos;
1513
1514 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1515
1516 if (mode == 0)
1517 event_size = 2 * sizeof(u32);
1518 else
1519 event_size = 3 * sizeof(u32);
1520
1521 ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
1522
1523 /* Make sure device is powered up for SRAM reads */
1524 spin_lock_irqsave(&priv->reg_lock, reg_flags);
1525 iwl_grab_nic_access(priv);
1526
1527 /* Set starting address; reads will auto-increment */
1528 _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
1529 rmb();
1530
1531 /* "time" is actually "data" for mode 0 (no timestamp).
1532 * place event id # at far right for easier visual parsing. */
1533 for (i = 0; i < num_events; i++) {
1534 ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1535 time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1536 if (mode == 0) {
1537 /* data, ev */
1538 if (bufsz) {
1539 pos += scnprintf(*buf + pos, bufsz - pos,
1540 "0x%08x:%04u\n",
1541 time, ev);
1542 } else {
1543 IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
1544 trace_iwlwifi_dev_ucode_event(priv, 0,
1545 time, ev);
1546 }
1547 } else {
1548 data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
1549 if (bufsz) {
1550 pos += scnprintf(*buf + pos, bufsz - pos,
1551 "%010u:0x%08x:%04u\n",
1552 time, data, ev);
1553 } else {
1554 IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
1555 time, data, ev);
1556 trace_iwlwifi_dev_ucode_event(priv, time,
1557 data, ev);
1558 }
1559 }
1560 }
1561
1562 /* Allow device to power down */
1563 iwl_release_nic_access(priv);
1564 spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
1565 return pos;
1566 }
1567
1568 /**
1569 * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
1570 */
1571 static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
1572 u32 num_wraps, u32 next_entry,
1573 u32 size, u32 mode,
1574 int pos, char **buf, size_t bufsz)
1575 {
1576 /*
1577 * display the newest DEFAULT_LOG_ENTRIES entries
1578 * i.e the entries just before the next ont that uCode would fill.
1579 */
1580 if (num_wraps) {
1581 if (next_entry < size) {
1582 pos = iwl3945_print_event_log(priv,
1583 capacity - (size - next_entry),
1584 size - next_entry, mode,
1585 pos, buf, bufsz);
1586 pos = iwl3945_print_event_log(priv, 0,
1587 next_entry, mode,
1588 pos, buf, bufsz);
1589 } else
1590 pos = iwl3945_print_event_log(priv, next_entry - size,
1591 size, mode,
1592 pos, buf, bufsz);
1593 } else {
1594 if (next_entry < size)
1595 pos = iwl3945_print_event_log(priv, 0,
1596 next_entry, mode,
1597 pos, buf, bufsz);
1598 else
1599 pos = iwl3945_print_event_log(priv, next_entry - size,
1600 size, mode,
1601 pos, buf, bufsz);
1602 }
1603 return pos;
1604 }
1605
1606 #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
1607
1608 int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
1609 char **buf, bool display)
1610 {
1611 u32 base; /* SRAM byte address of event log header */
1612 u32 capacity; /* event log capacity in # entries */
1613 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
1614 u32 num_wraps; /* # times uCode wrapped to top of log */
1615 u32 next_entry; /* index of next entry to be written by uCode */
1616 u32 size; /* # entries that we'll print */
1617 int pos = 0;
1618 size_t bufsz = 0;
1619
1620 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
1621 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
1622 IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
1623 return -EINVAL;
1624 }
1625
1626 /* event log header */
1627 capacity = iwl_read_targ_mem(priv, base);
1628 mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
1629 num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
1630 next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
1631
1632 if (capacity > priv->cfg->max_event_log_size) {
1633 IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
1634 capacity, priv->cfg->max_event_log_size);
1635 capacity = priv->cfg->max_event_log_size;
1636 }
1637
1638 if (next_entry > priv->cfg->max_event_log_size) {
1639 IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
1640 next_entry, priv->cfg->max_event_log_size);
1641 next_entry = priv->cfg->max_event_log_size;
1642 }
1643
1644 size = num_wraps ? capacity : next_entry;
1645
1646 /* bail out if nothing in log */
1647 if (size == 0) {
1648 IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
1649 return pos;
1650 }
1651
1652 #ifdef CONFIG_IWLWIFI_DEBUG
1653 if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
1654 size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
1655 ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
1656 #else
1657 size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
1658 ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
1659 #endif
1660
1661 IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
1662 size);
1663
1664 #ifdef CONFIG_IWLWIFI_DEBUG
1665 if (display) {
1666 if (full_log)
1667 bufsz = capacity * 48;
1668 else
1669 bufsz = size * 48;
1670 *buf = kmalloc(bufsz, GFP_KERNEL);
1671 if (!*buf)
1672 return -ENOMEM;
1673 }
1674 if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
1675 /* if uCode has wrapped back to top of log,
1676 * start at the oldest entry,
1677 * i.e the next one that uCode would fill.
1678 */
1679 if (num_wraps)
1680 pos = iwl3945_print_event_log(priv, next_entry,
1681 capacity - next_entry, mode,
1682 pos, buf, bufsz);
1683
1684 /* (then/else) start at top of log */
1685 pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
1686 pos, buf, bufsz);
1687 } else
1688 pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
1689 next_entry, size, mode,
1690 pos, buf, bufsz);
1691 #else
1692 pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
1693 next_entry, size, mode,
1694 pos, buf, bufsz);
1695 #endif
1696 return pos;
1697 }
1698
1699 static void iwl3945_irq_tasklet(struct iwl_priv *priv)
1700 {
1701 u32 inta, handled = 0;
1702 u32 inta_fh;
1703 unsigned long flags;
1704 #ifdef CONFIG_IWLWIFI_DEBUG
1705 u32 inta_mask;
1706 #endif
1707
1708 spin_lock_irqsave(&priv->lock, flags);
1709
1710 /* Ack/clear/reset pending uCode interrupts.
1711 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
1712 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
1713 inta = iwl_read32(priv, CSR_INT);
1714 iwl_write32(priv, CSR_INT, inta);
1715
1716 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
1717 * Any new interrupts that happen after this, either while we're
1718 * in this tasklet, or later, will show up in next ISR/tasklet. */
1719 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1720 iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
1721
1722 #ifdef CONFIG_IWLWIFI_DEBUG
1723 if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
1724 /* just for debug */
1725 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1726 IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
1727 inta, inta_mask, inta_fh);
1728 }
1729 #endif
1730
1731 spin_unlock_irqrestore(&priv->lock, flags);
1732
1733 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
1734 * atomic, make sure that inta covers all the interrupts that
1735 * we've discovered, even if FH interrupt came in just after
1736 * reading CSR_INT. */
1737 if (inta_fh & CSR39_FH_INT_RX_MASK)
1738 inta |= CSR_INT_BIT_FH_RX;
1739 if (inta_fh & CSR39_FH_INT_TX_MASK)
1740 inta |= CSR_INT_BIT_FH_TX;
1741
1742 /* Now service all interrupt bits discovered above. */
1743 if (inta & CSR_INT_BIT_HW_ERR) {
1744 IWL_ERR(priv, "Hardware error detected. Restarting.\n");
1745
1746 /* Tell the device to stop sending interrupts */
1747 iwl_disable_interrupts(priv);
1748
1749 priv->isr_stats.hw++;
1750 iwl_irq_handle_error(priv);
1751
1752 handled |= CSR_INT_BIT_HW_ERR;
1753
1754 return;
1755 }
1756
1757 #ifdef CONFIG_IWLWIFI_DEBUG
1758 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
1759 /* NIC fires this, but we don't use it, redundant with WAKEUP */
1760 if (inta & CSR_INT_BIT_SCD) {
1761 IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
1762 "the frame/frames.\n");
1763 priv->isr_stats.sch++;
1764 }
1765
1766 /* Alive notification via Rx interrupt will do the real work */
1767 if (inta & CSR_INT_BIT_ALIVE) {
1768 IWL_DEBUG_ISR(priv, "Alive interrupt\n");
1769 priv->isr_stats.alive++;
1770 }
1771 }
1772 #endif
1773 /* Safely ignore these bits for debug checks below */
1774 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
1775
1776 /* Error detected by uCode */
1777 if (inta & CSR_INT_BIT_SW_ERR) {
1778 IWL_ERR(priv, "Microcode SW error detected. "
1779 "Restarting 0x%X.\n", inta);
1780 priv->isr_stats.sw++;
1781 priv->isr_stats.sw_err = inta;
1782 iwl_irq_handle_error(priv);
1783 handled |= CSR_INT_BIT_SW_ERR;
1784 }
1785
1786 /* uCode wakes up after power-down sleep */
1787 if (inta & CSR_INT_BIT_WAKEUP) {
1788 IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
1789 iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
1790 iwl_txq_update_write_ptr(priv, &priv->txq[0]);
1791 iwl_txq_update_write_ptr(priv, &priv->txq[1]);
1792 iwl_txq_update_write_ptr(priv, &priv->txq[2]);
1793 iwl_txq_update_write_ptr(priv, &priv->txq[3]);
1794 iwl_txq_update_write_ptr(priv, &priv->txq[4]);
1795 iwl_txq_update_write_ptr(priv, &priv->txq[5]);
1796
1797 priv->isr_stats.wakeup++;
1798 handled |= CSR_INT_BIT_WAKEUP;
1799 }
1800
1801 /* All uCode command responses, including Tx command responses,
1802 * Rx "responses" (frame-received notification), and other
1803 * notifications from uCode come through here*/
1804 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
1805 iwl3945_rx_handle(priv);
1806 priv->isr_stats.rx++;
1807 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
1808 }
1809
1810 if (inta & CSR_INT_BIT_FH_TX) {
1811 IWL_DEBUG_ISR(priv, "Tx interrupt\n");
1812 priv->isr_stats.tx++;
1813
1814 iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
1815 iwl_write_direct32(priv, FH39_TCSR_CREDIT
1816 (FH39_SRVC_CHNL), 0x0);
1817 handled |= CSR_INT_BIT_FH_TX;
1818 }
1819
1820 if (inta & ~handled) {
1821 IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
1822 priv->isr_stats.unhandled++;
1823 }
1824
1825 if (inta & ~priv->inta_mask) {
1826 IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
1827 inta & ~priv->inta_mask);
1828 IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
1829 }
1830
1831 /* Re-enable all interrupts */
1832 /* only Re-enable if disabled by irq */
1833 if (test_bit(STATUS_INT_ENABLED, &priv->status))
1834 iwl_enable_interrupts(priv);
1835
1836 #ifdef CONFIG_IWLWIFI_DEBUG
1837 if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
1838 inta = iwl_read32(priv, CSR_INT);
1839 inta_mask = iwl_read32(priv, CSR_INT_MASK);
1840 inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
1841 IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
1842 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
1843 }
1844 #endif
1845 }
1846
1847 static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
1848 enum ieee80211_band band,
1849 u8 is_active, u8 n_probes,
1850 struct iwl3945_scan_channel *scan_ch,
1851 struct ieee80211_vif *vif)
1852 {
1853 struct ieee80211_channel *chan;
1854 const struct ieee80211_supported_band *sband;
1855 const struct iwl_channel_info *ch_info;
1856 u16 passive_dwell = 0;
1857 u16 active_dwell = 0;
1858 int added, i;
1859
1860 sband = iwl_get_hw_mode(priv, band);
1861 if (!sband)
1862 return 0;
1863
1864 active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
1865 passive_dwell = iwl_get_passive_dwell_time(priv, band, vif);
1866
1867 if (passive_dwell <= active_dwell)
1868 passive_dwell = active_dwell + 1;
1869
1870 for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
1871 chan = priv->scan_request->channels[i];
1872
1873 if (chan->band != band)
1874 continue;
1875
1876 scan_ch->channel = chan->hw_value;
1877
1878 ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
1879 if (!is_channel_valid(ch_info)) {
1880 IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
1881 scan_ch->channel);
1882 continue;
1883 }
1884
1885 scan_ch->active_dwell = cpu_to_le16(active_dwell);
1886 scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
1887 /* If passive , set up for auto-switch
1888 * and use long active_dwell time.
1889 */
1890 if (!is_active || is_channel_passive(ch_info) ||
1891 (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
1892 scan_ch->type = 0; /* passive */
1893 if (IWL_UCODE_API(priv->ucode_ver) == 1)
1894 scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
1895 } else {
1896 scan_ch->type = 1; /* active */
1897 }
1898
1899 /* Set direct probe bits. These may be used both for active
1900 * scan channels (probes gets sent right away),
1901 * or for passive channels (probes get se sent only after
1902 * hearing clear Rx packet).*/
1903 if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
1904 if (n_probes)
1905 scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
1906 } else {
1907 /* uCode v1 does not allow setting direct probe bits on
1908 * passive channel. */
1909 if ((scan_ch->type & 1) && n_probes)
1910 scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
1911 }
1912
1913 /* Set txpower levels to defaults */
1914 scan_ch->tpc.dsp_atten = 110;
1915 /* scan_pwr_info->tpc.dsp_atten; */
1916
1917 /*scan_pwr_info->tpc.tx_gain; */
1918 if (band == IEEE80211_BAND_5GHZ)
1919 scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
1920 else {
1921 scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
1922 /* NOTE: if we were doing 6Mb OFDM for scans we'd use
1923 * power level:
1924 * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
1925 */
1926 }
1927
1928 IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
1929 scan_ch->channel,
1930 (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
1931 (scan_ch->type & 1) ?
1932 active_dwell : passive_dwell);
1933
1934 scan_ch++;
1935 added++;
1936 }
1937
1938 IWL_DEBUG_SCAN(priv, "total channels to scan %d\n", added);
1939 return added;
1940 }
1941
1942 static void iwl3945_init_hw_rates(struct iwl_priv *priv,
1943 struct ieee80211_rate *rates)
1944 {
1945 int i;
1946
1947 for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
1948 rates[i].bitrate = iwl3945_rates[i].ieee * 5;
1949 rates[i].hw_value = i; /* Rate scaling will work on indexes */
1950 rates[i].hw_value_short = i;
1951 rates[i].flags = 0;
1952 if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
1953 /*
1954 * If CCK != 1M then set short preamble rate flag.
1955 */
1956 rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
1957 0 : IEEE80211_RATE_SHORT_PREAMBLE;
1958 }
1959 }
1960 }
1961
1962 /******************************************************************************
1963 *
1964 * uCode download functions
1965 *
1966 ******************************************************************************/
1967
1968 static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
1969 {
1970 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
1971 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
1972 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
1973 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
1974 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
1975 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
1976 }
1977
1978 /**
1979 * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
1980 * looking at all data.
1981 */
1982 static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
1983 {
1984 u32 val;
1985 u32 save_len = len;
1986 int rc = 0;
1987 u32 errcnt;
1988
1989 IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
1990
1991 iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
1992 IWL39_RTC_INST_LOWER_BOUND);
1993
1994 errcnt = 0;
1995 for (; len > 0; len -= sizeof(u32), image++) {
1996 /* read data comes through single port, auto-incr addr */
1997 /* NOTE: Use the debugless read so we don't flood kernel log
1998 * if IWL_DL_IO is set */
1999 val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
2000 if (val != le32_to_cpu(*image)) {
2001 IWL_ERR(priv, "uCode INST section is invalid at "
2002 "offset 0x%x, is 0x%x, s/b 0x%x\n",
2003 save_len - len, val, le32_to_cpu(*image));
2004 rc = -EIO;
2005 errcnt++;
2006 if (errcnt >= 20)
2007 break;
2008 }
2009 }
2010
2011
2012 if (!errcnt)
2013 IWL_DEBUG_INFO(priv,
2014 "ucode image in INSTRUCTION memory is good\n");
2015
2016 return rc;
2017 }
2018
2019
2020 /**
2021 * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
2022 * using sample data 100 bytes apart. If these sample points are good,
2023 * it's a pretty good bet that everything between them is good, too.
2024 */
2025 static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
2026 {
2027 u32 val;
2028 int rc = 0;
2029 u32 errcnt = 0;
2030 u32 i;
2031
2032 IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
2033
2034 for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
2035 /* read data comes through single port, auto-incr addr */
2036 /* NOTE: Use the debugless read so we don't flood kernel log
2037 * if IWL_DL_IO is set */
2038 iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
2039 i + IWL39_RTC_INST_LOWER_BOUND);
2040 val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
2041 if (val != le32_to_cpu(*image)) {
2042 #if 0 /* Enable this if you want to see details */
2043 IWL_ERR(priv, "uCode INST section is invalid at "
2044 "offset 0x%x, is 0x%x, s/b 0x%x\n",
2045 i, val, *image);
2046 #endif
2047 rc = -EIO;
2048 errcnt++;
2049 if (errcnt >= 3)
2050 break;
2051 }
2052 }
2053
2054 return rc;
2055 }
2056
2057
2058 /**
2059 * iwl3945_verify_ucode - determine which instruction image is in SRAM,
2060 * and verify its contents
2061 */
2062 static int iwl3945_verify_ucode(struct iwl_priv *priv)
2063 {
2064 __le32 *image;
2065 u32 len;
2066 int rc = 0;
2067
2068 /* Try bootstrap */
2069 image = (__le32 *)priv->ucode_boot.v_addr;
2070 len = priv->ucode_boot.len;
2071 rc = iwl3945_verify_inst_sparse(priv, image, len);
2072 if (rc == 0) {
2073 IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
2074 return 0;
2075 }
2076
2077 /* Try initialize */
2078 image = (__le32 *)priv->ucode_init.v_addr;
2079 len = priv->ucode_init.len;
2080 rc = iwl3945_verify_inst_sparse(priv, image, len);
2081 if (rc == 0) {
2082 IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
2083 return 0;
2084 }
2085
2086 /* Try runtime/protocol */
2087 image = (__le32 *)priv->ucode_code.v_addr;
2088 len = priv->ucode_code.len;
2089 rc = iwl3945_verify_inst_sparse(priv, image, len);
2090 if (rc == 0) {
2091 IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
2092 return 0;
2093 }
2094
2095 IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
2096
2097 /* Since nothing seems to match, show first several data entries in
2098 * instruction SRAM, so maybe visual inspection will give a clue.
2099 * Selection of bootstrap image (vs. other images) is arbitrary. */
2100 image = (__le32 *)priv->ucode_boot.v_addr;
2101 len = priv->ucode_boot.len;
2102 rc = iwl3945_verify_inst_full(priv, image, len);
2103
2104 return rc;
2105 }
2106
2107 static void iwl3945_nic_start(struct iwl_priv *priv)
2108 {
2109 /* Remove all resets to allow NIC to operate */
2110 iwl_write32(priv, CSR_RESET, 0);
2111 }
2112
2113 #define IWL3945_UCODE_GET(item) \
2114 static u32 iwl3945_ucode_get_##item(const struct iwl_ucode_header *ucode)\
2115 { \
2116 return le32_to_cpu(ucode->u.v1.item); \
2117 }
2118
2119 static u32 iwl3945_ucode_get_header_size(u32 api_ver)
2120 {
2121 return 24;
2122 }
2123
2124 static u8 *iwl3945_ucode_get_data(const struct iwl_ucode_header *ucode)
2125 {
2126 return (u8 *) ucode->u.v1.data;
2127 }
2128
2129 IWL3945_UCODE_GET(inst_size);
2130 IWL3945_UCODE_GET(data_size);
2131 IWL3945_UCODE_GET(init_size);
2132 IWL3945_UCODE_GET(init_data_size);
2133 IWL3945_UCODE_GET(boot_size);
2134
2135 /**
2136 * iwl3945_read_ucode - Read uCode images from disk file.
2137 *
2138 * Copy into buffers for card to fetch via bus-mastering
2139 */
2140 static int iwl3945_read_ucode(struct iwl_priv *priv)
2141 {
2142 const struct iwl_ucode_header *ucode;
2143 int ret = -EINVAL, index;
2144 const struct firmware *ucode_raw;
2145 /* firmware file name contains uCode/driver compatibility version */
2146 const char *name_pre = priv->cfg->fw_name_pre;
2147 const unsigned int api_max = priv->cfg->ucode_api_max;
2148 const unsigned int api_min = priv->cfg->ucode_api_min;
2149 char buf[25];
2150 u8 *src;
2151 size_t len;
2152 u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
2153
2154 /* Ask kernel firmware_class module to get the boot firmware off disk.
2155 * request_firmware() is synchronous, file is in memory on return. */
2156 for (index = api_max; index >= api_min; index--) {
2157 sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
2158 ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
2159 if (ret < 0) {
2160 IWL_ERR(priv, "%s firmware file req failed: %d\n",
2161 buf, ret);
2162 if (ret == -ENOENT)
2163 continue;
2164 else
2165 goto error;
2166 } else {
2167 if (index < api_max)
2168 IWL_ERR(priv, "Loaded firmware %s, "
2169 "which is deprecated. "
2170 " Please use API v%u instead.\n",
2171 buf, api_max);
2172 IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
2173 "(%zd bytes) from disk\n",
2174 buf, ucode_raw->size);
2175 break;
2176 }
2177 }
2178
2179 if (ret < 0)
2180 goto error;
2181
2182 /* Make sure that we got at least our header! */
2183 if (ucode_raw->size < iwl3945_ucode_get_header_size(1)) {
2184 IWL_ERR(priv, "File size way too small!\n");
2185 ret = -EINVAL;
2186 goto err_release;
2187 }
2188
2189 /* Data from ucode file: header followed by uCode images */
2190 ucode = (struct iwl_ucode_header *)ucode_raw->data;
2191
2192 priv->ucode_ver = le32_to_cpu(ucode->ver);
2193 api_ver = IWL_UCODE_API(priv->ucode_ver);
2194 inst_size = iwl3945_ucode_get_inst_size(ucode);
2195 data_size = iwl3945_ucode_get_data_size(ucode);
2196 init_size = iwl3945_ucode_get_init_size(ucode);
2197 init_data_size = iwl3945_ucode_get_init_data_size(ucode);
2198 boot_size = iwl3945_ucode_get_boot_size(ucode);
2199 src = iwl3945_ucode_get_data(ucode);
2200
2201 /* api_ver should match the api version forming part of the
2202 * firmware filename ... but we don't check for that and only rely
2203 * on the API version read from firmware header from here on forward */
2204
2205 if (api_ver < api_min || api_ver > api_max) {
2206 IWL_ERR(priv, "Driver unable to support your firmware API. "
2207 "Driver supports v%u, firmware is v%u.\n",
2208 api_max, api_ver);
2209 priv->ucode_ver = 0;
2210 ret = -EINVAL;
2211 goto err_release;
2212 }
2213 if (api_ver != api_max)
2214 IWL_ERR(priv, "Firmware has old API version. Expected %u, "
2215 "got %u. New firmware can be obtained "
2216 "from http://www.intellinuxwireless.org.\n",
2217 api_max, api_ver);
2218
2219 IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
2220 IWL_UCODE_MAJOR(priv->ucode_ver),
2221 IWL_UCODE_MINOR(priv->ucode_ver),
2222 IWL_UCODE_API(priv->ucode_ver),
2223 IWL_UCODE_SERIAL(priv->ucode_ver));
2224
2225 snprintf(priv->hw->wiphy->fw_version,
2226 sizeof(priv->hw->wiphy->fw_version),
2227 "%u.%u.%u.%u",
2228 IWL_UCODE_MAJOR(priv->ucode_ver),
2229 IWL_UCODE_MINOR(priv->ucode_ver),
2230 IWL_UCODE_API(priv->ucode_ver),
2231 IWL_UCODE_SERIAL(priv->ucode_ver));
2232
2233 IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
2234 priv->ucode_ver);
2235 IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
2236 inst_size);
2237 IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
2238 data_size);
2239 IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
2240 init_size);
2241 IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
2242 init_data_size);
2243 IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
2244 boot_size);
2245
2246
2247 /* Verify size of file vs. image size info in file's header */
2248 if (ucode_raw->size != iwl3945_ucode_get_header_size(api_ver) +
2249 inst_size + data_size + init_size +
2250 init_data_size + boot_size) {
2251
2252 IWL_DEBUG_INFO(priv,
2253 "uCode file size %zd does not match expected size\n",
2254 ucode_raw->size);
2255 ret = -EINVAL;
2256 goto err_release;
2257 }
2258
2259 /* Verify that uCode images will fit in card's SRAM */
2260 if (inst_size > IWL39_MAX_INST_SIZE) {
2261 IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
2262 inst_size);
2263 ret = -EINVAL;
2264 goto err_release;
2265 }
2266
2267 if (data_size > IWL39_MAX_DATA_SIZE) {
2268 IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
2269 data_size);
2270 ret = -EINVAL;
2271 goto err_release;
2272 }
2273 if (init_size > IWL39_MAX_INST_SIZE) {
2274 IWL_DEBUG_INFO(priv,
2275 "uCode init instr len %d too large to fit in\n",
2276 init_size);
2277 ret = -EINVAL;
2278 goto err_release;
2279 }
2280 if (init_data_size > IWL39_MAX_DATA_SIZE) {
2281 IWL_DEBUG_INFO(priv,
2282 "uCode init data len %d too large to fit in\n",
2283 init_data_size);
2284 ret = -EINVAL;
2285 goto err_release;
2286 }
2287 if (boot_size > IWL39_MAX_BSM_SIZE) {
2288 IWL_DEBUG_INFO(priv,
2289 "uCode boot instr len %d too large to fit in\n",
2290 boot_size);
2291 ret = -EINVAL;
2292 goto err_release;
2293 }
2294
2295 /* Allocate ucode buffers for card's bus-master loading ... */
2296
2297 /* Runtime instructions and 2 copies of data:
2298 * 1) unmodified from disk
2299 * 2) backup cache for save/restore during power-downs */
2300 priv->ucode_code.len = inst_size;
2301 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
2302
2303 priv->ucode_data.len = data_size;
2304 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
2305
2306 priv->ucode_data_backup.len = data_size;
2307 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
2308
2309 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
2310 !priv->ucode_data_backup.v_addr)
2311 goto err_pci_alloc;
2312
2313 /* Initialization instructions and data */
2314 if (init_size && init_data_size) {
2315 priv->ucode_init.len = init_size;
2316 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
2317
2318 priv->ucode_init_data.len = init_data_size;
2319 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
2320
2321 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
2322 goto err_pci_alloc;
2323 }
2324
2325 /* Bootstrap (instructions only, no data) */
2326 if (boot_size) {
2327 priv->ucode_boot.len = boot_size;
2328 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
2329
2330 if (!priv->ucode_boot.v_addr)
2331 goto err_pci_alloc;
2332 }
2333
2334 /* Copy images into buffers for card's bus-master reads ... */
2335
2336 /* Runtime instructions (first block of data in file) */
2337 len = inst_size;
2338 IWL_DEBUG_INFO(priv,
2339 "Copying (but not loading) uCode instr len %zd\n", len);
2340 memcpy(priv->ucode_code.v_addr, src, len);
2341 src += len;
2342
2343 IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
2344 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
2345
2346 /* Runtime data (2nd block)
2347 * NOTE: Copy into backup buffer will be done in iwl3945_up() */
2348 len = data_size;
2349 IWL_DEBUG_INFO(priv,
2350 "Copying (but not loading) uCode data len %zd\n", len);
2351 memcpy(priv->ucode_data.v_addr, src, len);
2352 memcpy(priv->ucode_data_backup.v_addr, src, len);
2353 src += len;
2354
2355 /* Initialization instructions (3rd block) */
2356 if (init_size) {
2357 len = init_size;
2358 IWL_DEBUG_INFO(priv,
2359 "Copying (but not loading) init instr len %zd\n", len);
2360 memcpy(priv->ucode_init.v_addr, src, len);
2361 src += len;
2362 }
2363
2364 /* Initialization data (4th block) */
2365 if (init_data_size) {
2366 len = init_data_size;
2367 IWL_DEBUG_INFO(priv,
2368 "Copying (but not loading) init data len %zd\n", len);
2369 memcpy(priv->ucode_init_data.v_addr, src, len);
2370 src += len;
2371 }
2372
2373 /* Bootstrap instructions (5th block) */
2374 len = boot_size;
2375 IWL_DEBUG_INFO(priv,
2376 "Copying (but not loading) boot instr len %zd\n", len);
2377 memcpy(priv->ucode_boot.v_addr, src, len);
2378
2379 /* We have our copies now, allow OS release its copies */
2380 release_firmware(ucode_raw);
2381 return 0;
2382
2383 err_pci_alloc:
2384 IWL_ERR(priv, "failed to allocate pci memory\n");
2385 ret = -ENOMEM;
2386 iwl3945_dealloc_ucode_pci(priv);
2387
2388 err_release:
2389 release_firmware(ucode_raw);
2390
2391 error:
2392 return ret;
2393 }
2394
2395
2396 /**
2397 * iwl3945_set_ucode_ptrs - Set uCode address location
2398 *
2399 * Tell initialization uCode where to find runtime uCode.
2400 *
2401 * BSM registers initially contain pointers to initialization uCode.
2402 * We need to replace them to load runtime uCode inst and data,
2403 * and to save runtime data when powering down.
2404 */
2405 static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
2406 {
2407 dma_addr_t pinst;
2408 dma_addr_t pdata;
2409
2410 /* bits 31:0 for 3945 */
2411 pinst = priv->ucode_code.p_addr;
2412 pdata = priv->ucode_data_backup.p_addr;
2413
2414 /* Tell bootstrap uCode where to find image to load */
2415 iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
2416 iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
2417 iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
2418 priv->ucode_data.len);
2419
2420 /* Inst byte count must be last to set up, bit 31 signals uCode
2421 * that all new ptr/size info is in place */
2422 iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
2423 priv->ucode_code.len | BSM_DRAM_INST_LOAD);
2424
2425 IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
2426
2427 return 0;
2428 }
2429
2430 /**
2431 * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
2432 *
2433 * Called after REPLY_ALIVE notification received from "initialize" uCode.
2434 *
2435 * Tell "initialize" uCode to go ahead and load the runtime uCode.
2436 */
2437 static void iwl3945_init_alive_start(struct iwl_priv *priv)
2438 {
2439 /* Check alive response for "valid" sign from uCode */
2440 if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
2441 /* We had an error bringing up the hardware, so take it
2442 * all the way back down so we can try again */
2443 IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
2444 goto restart;
2445 }
2446
2447 /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
2448 * This is a paranoid check, because we would not have gotten the
2449 * "initialize" alive if code weren't properly loaded. */
2450 if (iwl3945_verify_ucode(priv)) {
2451 /* Runtime instruction load was bad;
2452 * take it all the way back down so we can try again */
2453 IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
2454 goto restart;
2455 }
2456
2457 /* Send pointers to protocol/runtime uCode image ... init code will
2458 * load and launch runtime uCode, which will send us another "Alive"
2459 * notification. */
2460 IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
2461 if (iwl3945_set_ucode_ptrs(priv)) {
2462 /* Runtime instruction load won't happen;
2463 * take it all the way back down so we can try again */
2464 IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
2465 goto restart;
2466 }
2467 return;
2468
2469 restart:
2470 queue_work(priv->workqueue, &priv->restart);
2471 }
2472
2473 /**
2474 * iwl3945_alive_start - called after REPLY_ALIVE notification received
2475 * from protocol/runtime uCode (initialization uCode's
2476 * Alive gets handled by iwl3945_init_alive_start()).
2477 */
2478 static void iwl3945_alive_start(struct iwl_priv *priv)
2479 {
2480 int thermal_spin = 0;
2481 u32 rfkill;
2482
2483 IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
2484
2485 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
2486 /* We had an error bringing up the hardware, so take it
2487 * all the way back down so we can try again */
2488 IWL_DEBUG_INFO(priv, "Alive failed.\n");
2489 goto restart;
2490 }
2491
2492 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
2493 * This is a paranoid check, because we would not have gotten the
2494 * "runtime" alive if code weren't properly loaded. */
2495 if (iwl3945_verify_ucode(priv)) {
2496 /* Runtime instruction load was bad;
2497 * take it all the way back down so we can try again */
2498 IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
2499 goto restart;
2500 }
2501
2502 rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
2503 IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
2504
2505 if (rfkill & 0x1) {
2506 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2507 /* if RFKILL is not on, then wait for thermal
2508 * sensor in adapter to kick in */
2509 while (iwl3945_hw_get_temperature(priv) == 0) {
2510 thermal_spin++;
2511 udelay(10);
2512 }
2513
2514 if (thermal_spin)
2515 IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
2516 thermal_spin * 10);
2517 } else
2518 set_bit(STATUS_RF_KILL_HW, &priv->status);
2519
2520 /* After the ALIVE response, we can send commands to 3945 uCode */
2521 set_bit(STATUS_ALIVE, &priv->status);
2522
2523 if (priv->cfg->ops->lib->recover_from_tx_stall) {
2524 /* Enable timer to monitor the driver queues */
2525 mod_timer(&priv->monitor_recover,
2526 jiffies +
2527 msecs_to_jiffies(priv->cfg->monitor_recover_period));
2528 }
2529
2530 if (iwl_is_rfkill(priv))
2531 return;
2532
2533 ieee80211_wake_queues(priv->hw);
2534
2535 priv->active_rate = IWL_RATES_MASK;
2536
2537 iwl_power_update_mode(priv, true);
2538
2539 if (iwl_is_associated(priv)) {
2540 struct iwl3945_rxon_cmd *active_rxon =
2541 (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
2542
2543 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
2544 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
2545 } else {
2546 /* Initialize our rx_config data */
2547 iwl_connection_init_rx_config(priv, NULL);
2548 }
2549
2550 /* Configure Bluetooth device coexistence support */
2551 priv->cfg->ops->hcmd->send_bt_config(priv);
2552
2553 /* Configure the adapter for unassociated operation */
2554 iwlcore_commit_rxon(priv);
2555
2556 iwl3945_reg_txpower_periodic(priv);
2557
2558 iwl_leds_init(priv);
2559
2560 IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
2561 set_bit(STATUS_READY, &priv->status);
2562 wake_up_interruptible(&priv->wait_command_queue);
2563
2564 return;
2565
2566 restart:
2567 queue_work(priv->workqueue, &priv->restart);
2568 }
2569
2570 static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
2571
2572 static void __iwl3945_down(struct iwl_priv *priv)
2573 {
2574 unsigned long flags;
2575 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
2576 struct ieee80211_conf *conf = NULL;
2577
2578 IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
2579
2580 conf = ieee80211_get_hw_conf(priv->hw);
2581
2582 if (!exit_pending)
2583 set_bit(STATUS_EXIT_PENDING, &priv->status);
2584
2585 /* Station information will now be cleared in device */
2586 iwl_clear_ucode_stations(priv);
2587 iwl_dealloc_bcast_station(priv);
2588
2589 /* Unblock any waiting calls */
2590 wake_up_interruptible_all(&priv->wait_command_queue);
2591
2592 /* Wipe out the EXIT_PENDING status bit if we are not actually
2593 * exiting the module */
2594 if (!exit_pending)
2595 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2596
2597 /* stop and reset the on-board processor */
2598 iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
2599
2600 /* tell the device to stop sending interrupts */
2601 spin_lock_irqsave(&priv->lock, flags);
2602 iwl_disable_interrupts(priv);
2603 spin_unlock_irqrestore(&priv->lock, flags);
2604 iwl_synchronize_irq(priv);
2605
2606 if (priv->mac80211_registered)
2607 ieee80211_stop_queues(priv->hw);
2608
2609 /* If we have not previously called iwl3945_init() then
2610 * clear all bits but the RF Kill bits and return */
2611 if (!iwl_is_init(priv)) {
2612 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2613 STATUS_RF_KILL_HW |
2614 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2615 STATUS_GEO_CONFIGURED |
2616 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2617 STATUS_EXIT_PENDING;
2618 goto exit;
2619 }
2620
2621 /* ...otherwise clear out all the status bits but the RF Kill
2622 * bit and continue taking the NIC down. */
2623 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
2624 STATUS_RF_KILL_HW |
2625 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
2626 STATUS_GEO_CONFIGURED |
2627 test_bit(STATUS_FW_ERROR, &priv->status) <<
2628 STATUS_FW_ERROR |
2629 test_bit(STATUS_EXIT_PENDING, &priv->status) <<
2630 STATUS_EXIT_PENDING;
2631
2632 iwl3945_hw_txq_ctx_stop(priv);
2633 iwl3945_hw_rxq_stop(priv);
2634
2635 /* Power-down device's busmaster DMA clocks */
2636 iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
2637 udelay(5);
2638
2639 /* Stop the device, and put it in low power state */
2640 priv->cfg->ops->lib->apm_ops.stop(priv);
2641
2642 exit:
2643 memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
2644
2645 if (priv->ibss_beacon)
2646 dev_kfree_skb(priv->ibss_beacon);
2647 priv->ibss_beacon = NULL;
2648
2649 /* clear out any free frames */
2650 iwl3945_clear_free_frames(priv);
2651 }
2652
2653 static void iwl3945_down(struct iwl_priv *priv)
2654 {
2655 mutex_lock(&priv->mutex);
2656 __iwl3945_down(priv);
2657 mutex_unlock(&priv->mutex);
2658
2659 iwl3945_cancel_deferred_work(priv);
2660 }
2661
2662 #define MAX_HW_RESTARTS 5
2663
2664 static int __iwl3945_up(struct iwl_priv *priv)
2665 {
2666 int rc, i;
2667
2668 rc = iwl_alloc_bcast_station(priv, false);
2669 if (rc)
2670 return rc;
2671
2672 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
2673 IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
2674 return -EIO;
2675 }
2676
2677 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
2678 IWL_ERR(priv, "ucode not available for device bring up\n");
2679 return -EIO;
2680 }
2681
2682 /* If platform's RF_KILL switch is NOT set to KILL */
2683 if (iwl_read32(priv, CSR_GP_CNTRL) &
2684 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
2685 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2686 else {
2687 set_bit(STATUS_RF_KILL_HW, &priv->status);
2688 IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
2689 return -ENODEV;
2690 }
2691
2692 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2693
2694 rc = iwl3945_hw_nic_init(priv);
2695 if (rc) {
2696 IWL_ERR(priv, "Unable to int nic\n");
2697 return rc;
2698 }
2699
2700 /* make sure rfkill handshake bits are cleared */
2701 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2702 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
2703 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
2704
2705 /* clear (again), then enable host interrupts */
2706 iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
2707 iwl_enable_interrupts(priv);
2708
2709 /* really make sure rfkill handshake bits are cleared */
2710 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2711 iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2712
2713 /* Copy original ucode data image from disk into backup cache.
2714 * This will be used to initialize the on-board processor's
2715 * data SRAM for a clean start when the runtime program first loads. */
2716 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
2717 priv->ucode_data.len);
2718
2719 /* We return success when we resume from suspend and rf_kill is on. */
2720 if (test_bit(STATUS_RF_KILL_HW, &priv->status))
2721 return 0;
2722
2723 for (i = 0; i < MAX_HW_RESTARTS; i++) {
2724
2725 /* load bootstrap state machine,
2726 * load bootstrap program into processor's memory,
2727 * prepare to load the "initialize" uCode */
2728 rc = priv->cfg->ops->lib->load_ucode(priv);
2729
2730 if (rc) {
2731 IWL_ERR(priv,
2732 "Unable to set up bootstrap uCode: %d\n", rc);
2733 continue;
2734 }
2735
2736 /* start card; "initialize" will load runtime ucode */
2737 iwl3945_nic_start(priv);
2738
2739 IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
2740
2741 return 0;
2742 }
2743
2744 set_bit(STATUS_EXIT_PENDING, &priv->status);
2745 __iwl3945_down(priv);
2746 clear_bit(STATUS_EXIT_PENDING, &priv->status);
2747
2748 /* tried to restart and config the device for as long as our
2749 * patience could withstand */
2750 IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
2751 return -EIO;
2752 }
2753
2754
2755 /*****************************************************************************
2756 *
2757 * Workqueue callbacks
2758 *
2759 *****************************************************************************/
2760
2761 static void iwl3945_bg_init_alive_start(struct work_struct *data)
2762 {
2763 struct iwl_priv *priv =
2764 container_of(data, struct iwl_priv, init_alive_start.work);
2765
2766 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2767 return;
2768
2769 mutex_lock(&priv->mutex);
2770 iwl3945_init_alive_start(priv);
2771 mutex_unlock(&priv->mutex);
2772 }
2773
2774 static void iwl3945_bg_alive_start(struct work_struct *data)
2775 {
2776 struct iwl_priv *priv =
2777 container_of(data, struct iwl_priv, alive_start.work);
2778
2779 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2780 return;
2781
2782 mutex_lock(&priv->mutex);
2783 iwl3945_alive_start(priv);
2784 mutex_unlock(&priv->mutex);
2785 }
2786
2787 /*
2788 * 3945 cannot interrupt driver when hardware rf kill switch toggles;
2789 * driver must poll CSR_GP_CNTRL_REG register for change. This register
2790 * *is* readable even when device has been SW_RESET into low power mode
2791 * (e.g. during RF KILL).
2792 */
2793 static void iwl3945_rfkill_poll(struct work_struct *data)
2794 {
2795 struct iwl_priv *priv =
2796 container_of(data, struct iwl_priv, _3945.rfkill_poll.work);
2797 bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
2798 bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
2799 & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
2800
2801 if (new_rfkill != old_rfkill) {
2802 if (new_rfkill)
2803 set_bit(STATUS_RF_KILL_HW, &priv->status);
2804 else
2805 clear_bit(STATUS_RF_KILL_HW, &priv->status);
2806
2807 wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
2808
2809 IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
2810 new_rfkill ? "disable radio" : "enable radio");
2811 }
2812
2813 /* Keep this running, even if radio now enabled. This will be
2814 * cancelled in mac_start() if system decides to start again */
2815 queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
2816 round_jiffies_relative(2 * HZ));
2817
2818 }
2819
2820 void iwl3945_request_scan(struct iwl_priv *priv, struct ieee80211_vif *vif)
2821 {
2822 struct iwl_host_cmd cmd = {
2823 .id = REPLY_SCAN_CMD,
2824 .len = sizeof(struct iwl3945_scan_cmd),
2825 .flags = CMD_SIZE_HUGE,
2826 };
2827 struct iwl3945_scan_cmd *scan;
2828 struct ieee80211_conf *conf = NULL;
2829 u8 n_probes = 0;
2830 enum ieee80211_band band;
2831 bool is_active = false;
2832
2833 conf = ieee80211_get_hw_conf(priv->hw);
2834
2835 cancel_delayed_work(&priv->scan_check);
2836
2837 if (!iwl_is_ready(priv)) {
2838 IWL_WARN(priv, "request scan called when driver not ready.\n");
2839 goto done;
2840 }
2841
2842 /* Make sure the scan wasn't canceled before this queued work
2843 * was given the chance to run... */
2844 if (!test_bit(STATUS_SCANNING, &priv->status))
2845 goto done;
2846
2847 /* This should never be called or scheduled if there is currently
2848 * a scan active in the hardware. */
2849 if (test_bit(STATUS_SCAN_HW, &priv->status)) {
2850 IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
2851 "Ignoring second request.\n");
2852 goto done;
2853 }
2854
2855 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
2856 IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
2857 goto done;
2858 }
2859
2860 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2861 IWL_DEBUG_HC(priv,
2862 "Scan request while abort pending. Queuing.\n");
2863 goto done;
2864 }
2865
2866 if (iwl_is_rfkill(priv)) {
2867 IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
2868 goto done;
2869 }
2870
2871 if (!test_bit(STATUS_READY, &priv->status)) {
2872 IWL_DEBUG_HC(priv,
2873 "Scan request while uninitialized. Queuing.\n");
2874 goto done;
2875 }
2876
2877 if (!priv->scan_cmd) {
2878 priv->scan_cmd = kmalloc(sizeof(struct iwl3945_scan_cmd) +
2879 IWL_MAX_SCAN_SIZE, GFP_KERNEL);
2880 if (!priv->scan_cmd) {
2881 IWL_DEBUG_SCAN(priv, "Fail to allocate scan memory\n");
2882 goto done;
2883 }
2884 }
2885 scan = priv->scan_cmd;
2886 memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
2887
2888 scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
2889 scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
2890
2891 if (iwl_is_associated(priv)) {
2892 u16 interval = 0;
2893 u32 extra;
2894 u32 suspend_time = 100;
2895 u32 scan_suspend_time = 100;
2896 unsigned long flags;
2897
2898 IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
2899
2900 spin_lock_irqsave(&priv->lock, flags);
2901 interval = vif ? vif->bss_conf.beacon_int : 0;
2902 spin_unlock_irqrestore(&priv->lock, flags);
2903
2904 scan->suspend_time = 0;
2905 scan->max_out_time = cpu_to_le32(200 * 1024);
2906 if (!interval)
2907 interval = suspend_time;
2908 /*
2909 * suspend time format:
2910 * 0-19: beacon interval in usec (time before exec.)
2911 * 20-23: 0
2912 * 24-31: number of beacons (suspend between channels)
2913 */
2914
2915 extra = (suspend_time / interval) << 24;
2916 scan_suspend_time = 0xFF0FFFFF &
2917 (extra | ((suspend_time % interval) * 1024));
2918
2919 scan->suspend_time = cpu_to_le32(scan_suspend_time);
2920 IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
2921 scan_suspend_time, interval);
2922 }
2923
2924 if (priv->is_internal_short_scan) {
2925 IWL_DEBUG_SCAN(priv, "Start internal passive scan.\n");
2926 } else if (priv->scan_request->n_ssids) {
2927 int i, p = 0;
2928 IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
2929 for (i = 0; i < priv->scan_request->n_ssids; i++) {
2930 /* always does wildcard anyway */
2931 if (!priv->scan_request->ssids[i].ssid_len)
2932 continue;
2933 scan->direct_scan[p].id = WLAN_EID_SSID;
2934 scan->direct_scan[p].len =
2935 priv->scan_request->ssids[i].ssid_len;
2936 memcpy(scan->direct_scan[p].ssid,
2937 priv->scan_request->ssids[i].ssid,
2938 priv->scan_request->ssids[i].ssid_len);
2939 n_probes++;
2940 p++;
2941 }
2942 is_active = true;
2943 } else
2944 IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
2945
2946 /* We don't build a direct scan probe request; the uCode will do
2947 * that based on the direct_mask added to each channel entry */
2948 scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
2949 scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
2950 scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2951
2952 /* flags + rate selection */
2953
2954 switch (priv->scan_band) {
2955 case IEEE80211_BAND_2GHZ:
2956 scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
2957 scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
2958 scan->good_CRC_th = 0;
2959 band = IEEE80211_BAND_2GHZ;
2960 break;
2961 case IEEE80211_BAND_5GHZ:
2962 scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
2963 /*
2964 * If active scaning is requested but a certain channel
2965 * is marked passive, we can do active scanning if we
2966 * detect transmissions.
2967 */
2968 scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH_DEFAULT :
2969 IWL_GOOD_CRC_TH_DISABLED;
2970 band = IEEE80211_BAND_5GHZ;
2971 break;
2972 default:
2973 IWL_WARN(priv, "Invalid scan band\n");
2974 goto done;
2975 }
2976
2977 if (!priv->is_internal_short_scan) {
2978 scan->tx_cmd.len = cpu_to_le16(
2979 iwl_fill_probe_req(priv,
2980 (struct ieee80211_mgmt *)scan->data,
2981 priv->scan_request->ie,
2982 priv->scan_request->ie_len,
2983 IWL_MAX_SCAN_SIZE - sizeof(*scan)));
2984 } else {
2985 scan->tx_cmd.len = cpu_to_le16(
2986 iwl_fill_probe_req(priv,
2987 (struct ieee80211_mgmt *)scan->data,
2988 NULL, 0,
2989 IWL_MAX_SCAN_SIZE - sizeof(*scan)));
2990 }
2991 /* select Rx antennas */
2992 scan->flags |= iwl3945_get_antenna_flags(priv);
2993
2994 scan->channel_count =
2995 iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
2996 (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)], vif);
2997
2998 if (scan->channel_count == 0) {
2999 IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
3000 goto done;
3001 }
3002
3003 cmd.len += le16_to_cpu(scan->tx_cmd.len) +
3004 scan->channel_count * sizeof(struct iwl3945_scan_channel);
3005 cmd.data = scan;
3006 scan->len = cpu_to_le16(cmd.len);
3007
3008 set_bit(STATUS_SCAN_HW, &priv->status);
3009 if (iwl_send_cmd_sync(priv, &cmd))
3010 goto done;
3011
3012 queue_delayed_work(priv->workqueue, &priv->scan_check,
3013 IWL_SCAN_CHECK_WATCHDOG);
3014
3015 return;
3016
3017 done:
3018 /* can not perform scan make sure we clear scanning
3019 * bits from status so next scan request can be performed.
3020 * if we dont clear scanning status bit here all next scan
3021 * will fail
3022 */
3023 clear_bit(STATUS_SCAN_HW, &priv->status);
3024 clear_bit(STATUS_SCANNING, &priv->status);
3025
3026 /* inform mac80211 scan aborted */
3027 queue_work(priv->workqueue, &priv->scan_completed);
3028 }
3029
3030 static void iwl3945_bg_restart(struct work_struct *data)
3031 {
3032 struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
3033
3034 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3035 return;
3036
3037 if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
3038 mutex_lock(&priv->mutex);
3039 priv->vif = NULL;
3040 priv->is_open = 0;
3041 mutex_unlock(&priv->mutex);
3042 iwl3945_down(priv);
3043 ieee80211_restart_hw(priv->hw);
3044 } else {
3045 iwl3945_down(priv);
3046
3047 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3048 return;
3049
3050 mutex_lock(&priv->mutex);
3051 __iwl3945_up(priv);
3052 mutex_unlock(&priv->mutex);
3053 }
3054 }
3055
3056 static void iwl3945_bg_rx_replenish(struct work_struct *data)
3057 {
3058 struct iwl_priv *priv =
3059 container_of(data, struct iwl_priv, rx_replenish);
3060
3061 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3062 return;
3063
3064 mutex_lock(&priv->mutex);
3065 iwl3945_rx_replenish(priv);
3066 mutex_unlock(&priv->mutex);
3067 }
3068
3069 void iwl3945_post_associate(struct iwl_priv *priv, struct ieee80211_vif *vif)
3070 {
3071 int rc = 0;
3072 struct ieee80211_conf *conf = NULL;
3073
3074 if (!vif || !priv->is_open)
3075 return;
3076
3077 if (vif->type == NL80211_IFTYPE_AP) {
3078 IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
3079 return;
3080 }
3081
3082 IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
3083 vif->bss_conf.aid, priv->active_rxon.bssid_addr);
3084
3085 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3086 return;
3087
3088 iwl_scan_cancel_timeout(priv, 200);
3089
3090 conf = ieee80211_get_hw_conf(priv->hw);
3091
3092 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
3093 iwlcore_commit_rxon(priv);
3094
3095 memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
3096 iwl_setup_rxon_timing(priv, vif);
3097 rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
3098 sizeof(priv->rxon_timing), &priv->rxon_timing);
3099 if (rc)
3100 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
3101 "Attempting to continue.\n");
3102
3103 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
3104
3105 priv->staging_rxon.assoc_id = cpu_to_le16(vif->bss_conf.aid);
3106
3107 IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
3108 vif->bss_conf.aid, vif->bss_conf.beacon_int);
3109
3110 if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
3111 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
3112 else
3113 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
3114
3115 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
3116 if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
3117 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
3118 else
3119 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3120
3121 if (vif->type == NL80211_IFTYPE_ADHOC)
3122 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
3123 }
3124
3125 iwlcore_commit_rxon(priv);
3126
3127 switch (vif->type) {
3128 case NL80211_IFTYPE_STATION:
3129 iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
3130 break;
3131 case NL80211_IFTYPE_ADHOC:
3132 iwl3945_send_beacon_cmd(priv);
3133 break;
3134 default:
3135 IWL_ERR(priv, "%s Should not be called in %d mode\n",
3136 __func__, vif->type);
3137 break;
3138 }
3139 }
3140
3141 /*****************************************************************************
3142 *
3143 * mac80211 entry point functions
3144 *
3145 *****************************************************************************/
3146
3147 #define UCODE_READY_TIMEOUT (2 * HZ)
3148
3149 static int iwl3945_mac_start(struct ieee80211_hw *hw)
3150 {
3151 struct iwl_priv *priv = hw->priv;
3152 int ret;
3153
3154 IWL_DEBUG_MAC80211(priv, "enter\n");
3155
3156 /* we should be verifying the device is ready to be opened */
3157 mutex_lock(&priv->mutex);
3158
3159 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
3160 * ucode filename and max sizes are card-specific. */
3161
3162 if (!priv->ucode_code.len) {
3163 ret = iwl3945_read_ucode(priv);
3164 if (ret) {
3165 IWL_ERR(priv, "Could not read microcode: %d\n", ret);
3166 mutex_unlock(&priv->mutex);
3167 goto out_release_irq;
3168 }
3169 }
3170
3171 ret = __iwl3945_up(priv);
3172
3173 mutex_unlock(&priv->mutex);
3174
3175 if (ret)
3176 goto out_release_irq;
3177
3178 IWL_DEBUG_INFO(priv, "Start UP work.\n");
3179
3180 /* Wait for START_ALIVE from ucode. Otherwise callbacks from
3181 * mac80211 will not be run successfully. */
3182 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
3183 test_bit(STATUS_READY, &priv->status),
3184 UCODE_READY_TIMEOUT);
3185 if (!ret) {
3186 if (!test_bit(STATUS_READY, &priv->status)) {
3187 IWL_ERR(priv,
3188 "Wait for START_ALIVE timeout after %dms.\n",
3189 jiffies_to_msecs(UCODE_READY_TIMEOUT));
3190 ret = -ETIMEDOUT;
3191 goto out_release_irq;
3192 }
3193 }
3194
3195 /* ucode is running and will send rfkill notifications,
3196 * no need to poll the killswitch state anymore */
3197 cancel_delayed_work(&priv->_3945.rfkill_poll);
3198
3199 iwl_led_start(priv);
3200
3201 priv->is_open = 1;
3202 IWL_DEBUG_MAC80211(priv, "leave\n");
3203 return 0;
3204
3205 out_release_irq:
3206 priv->is_open = 0;
3207 IWL_DEBUG_MAC80211(priv, "leave - failed\n");
3208 return ret;
3209 }
3210
3211 static void iwl3945_mac_stop(struct ieee80211_hw *hw)
3212 {
3213 struct iwl_priv *priv = hw->priv;
3214
3215 IWL_DEBUG_MAC80211(priv, "enter\n");
3216
3217 if (!priv->is_open) {
3218 IWL_DEBUG_MAC80211(priv, "leave - skip\n");
3219 return;
3220 }
3221
3222 priv->is_open = 0;
3223
3224 if (iwl_is_ready_rf(priv)) {
3225 /* stop mac, cancel any scan request and clear
3226 * RXON_FILTER_ASSOC_MSK BIT
3227 */
3228 mutex_lock(&priv->mutex);
3229 iwl_scan_cancel_timeout(priv, 100);
3230 mutex_unlock(&priv->mutex);
3231 }
3232
3233 iwl3945_down(priv);
3234
3235 flush_workqueue(priv->workqueue);
3236
3237 /* start polling the killswitch state again */
3238 queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
3239 round_jiffies_relative(2 * HZ));
3240
3241 IWL_DEBUG_MAC80211(priv, "leave\n");
3242 }
3243
3244 static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
3245 {
3246 struct iwl_priv *priv = hw->priv;
3247
3248 IWL_DEBUG_MAC80211(priv, "enter\n");
3249
3250 IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
3251 ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
3252
3253 if (iwl3945_tx_skb(priv, skb))
3254 dev_kfree_skb_any(skb);
3255
3256 IWL_DEBUG_MAC80211(priv, "leave\n");
3257 return NETDEV_TX_OK;
3258 }
3259
3260 void iwl3945_config_ap(struct iwl_priv *priv, struct ieee80211_vif *vif)
3261 {
3262 int rc = 0;
3263
3264 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
3265 return;
3266
3267 /* The following should be done only at AP bring up */
3268 if (!(iwl_is_associated(priv))) {
3269
3270 /* RXON - unassoc (to set timing command) */
3271 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
3272 iwlcore_commit_rxon(priv);
3273
3274 /* RXON Timing */
3275 memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
3276 iwl_setup_rxon_timing(priv, vif);
3277 rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
3278 sizeof(priv->rxon_timing),
3279 &priv->rxon_timing);
3280 if (rc)
3281 IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
3282 "Attempting to continue.\n");
3283
3284 priv->staging_rxon.assoc_id = 0;
3285
3286 if (vif->bss_conf.assoc_capability &
3287 WLAN_CAPABILITY_SHORT_PREAMBLE)
3288 priv->staging_rxon.flags |=
3289 RXON_FLG_SHORT_PREAMBLE_MSK;
3290 else
3291 priv->staging_rxon.flags &=
3292 ~RXON_FLG_SHORT_PREAMBLE_MSK;
3293
3294 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
3295 if (vif->bss_conf.assoc_capability &
3296 WLAN_CAPABILITY_SHORT_SLOT_TIME)
3297 priv->staging_rxon.flags |=
3298 RXON_FLG_SHORT_SLOT_MSK;
3299 else
3300 priv->staging_rxon.flags &=
3301 ~RXON_FLG_SHORT_SLOT_MSK;
3302
3303 if (vif->type == NL80211_IFTYPE_ADHOC)
3304 priv->staging_rxon.flags &=
3305 ~RXON_FLG_SHORT_SLOT_MSK;
3306 }
3307 /* restore RXON assoc */
3308 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
3309 iwlcore_commit_rxon(priv);
3310 }
3311 iwl3945_send_beacon_cmd(priv);
3312
3313 /* FIXME - we need to add code here to detect a totally new
3314 * configuration, reset the AP, unassoc, rxon timing, assoc,
3315 * clear sta table, add BCAST sta... */
3316 }
3317
3318 static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
3319 struct ieee80211_vif *vif,
3320 struct ieee80211_sta *sta,
3321 struct ieee80211_key_conf *key)
3322 {
3323 struct iwl_priv *priv = hw->priv;
3324 int ret = 0;
3325 u8 sta_id = IWL_INVALID_STATION;
3326 u8 static_key;
3327
3328 IWL_DEBUG_MAC80211(priv, "enter\n");
3329
3330 if (iwl3945_mod_params.sw_crypto) {
3331 IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
3332 return -EOPNOTSUPP;
3333 }
3334
3335 static_key = !iwl_is_associated(priv);
3336
3337 if (!static_key) {
3338 if (!sta) {
3339 sta_id = priv->hw_params.bcast_sta_id;
3340 } else {
3341 sta_id = iwl_sta_id(sta);
3342 if (sta_id == IWL_INVALID_STATION) {
3343 IWL_DEBUG_MAC80211(priv,
3344 "leave - %pM not in station map.\n",
3345 sta->addr);
3346 return -EINVAL;
3347 }
3348 }
3349 }
3350
3351 mutex_lock(&priv->mutex);
3352 iwl_scan_cancel_timeout(priv, 100);
3353
3354 switch (cmd) {
3355 case SET_KEY:
3356 if (static_key)
3357 ret = iwl3945_set_static_key(priv, key);
3358 else
3359 ret = iwl3945_set_dynamic_key(priv, key, sta_id);
3360 IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
3361 break;
3362 case DISABLE_KEY:
3363 if (static_key)
3364 ret = iwl3945_remove_static_key(priv);
3365 else
3366 ret = iwl3945_clear_sta_key_info(priv, sta_id);
3367 IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
3368 break;
3369 default:
3370 ret = -EINVAL;
3371 }
3372
3373 mutex_unlock(&priv->mutex);
3374 IWL_DEBUG_MAC80211(priv, "leave\n");
3375
3376 return ret;
3377 }
3378
3379 static int iwl3945_mac_sta_add(struct ieee80211_hw *hw,
3380 struct ieee80211_vif *vif,
3381 struct ieee80211_sta *sta)
3382 {
3383 struct iwl_priv *priv = hw->priv;
3384 struct iwl3945_sta_priv *sta_priv = (void *)sta->drv_priv;
3385 int ret;
3386 bool is_ap = vif->type == NL80211_IFTYPE_STATION;
3387 u8 sta_id;
3388
3389 sta_priv->common.sta_id = IWL_INVALID_STATION;
3390
3391 IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
3392 sta->addr);
3393
3394 ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
3395 &sta_id);
3396 if (ret) {
3397 IWL_ERR(priv, "Unable to add station %pM (%d)\n",
3398 sta->addr, ret);
3399 /* Should we return success if return code is EEXIST ? */
3400 return ret;
3401 }
3402
3403 sta_priv->common.sta_id = sta_id;
3404
3405 /* Initialize rate scaling */
3406 IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
3407 sta->addr);
3408 iwl3945_rs_rate_init(priv, sta, sta_id);
3409
3410 return 0;
3411 }
3412 /*****************************************************************************
3413 *
3414 * sysfs attributes
3415 *
3416 *****************************************************************************/
3417
3418 #ifdef CONFIG_IWLWIFI_DEBUG
3419
3420 /*
3421 * The following adds a new attribute to the sysfs representation
3422 * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
3423 * used for controlling the debug level.
3424 *
3425 * See the level definitions in iwl for details.
3426 *
3427 * The debug_level being managed using sysfs below is a per device debug
3428 * level that is used instead of the global debug level if it (the per
3429 * device debug level) is set.
3430 */
3431 static ssize_t show_debug_level(struct device *d,
3432 struct device_attribute *attr, char *buf)
3433 {
3434 struct iwl_priv *priv = dev_get_drvdata(d);
3435 return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
3436 }
3437 static ssize_t store_debug_level(struct device *d,
3438 struct device_attribute *attr,
3439 const char *buf, size_t count)
3440 {
3441 struct iwl_priv *priv = dev_get_drvdata(d);
3442 unsigned long val;
3443 int ret;
3444
3445 ret = strict_strtoul(buf, 0, &val);
3446 if (ret)
3447 IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
3448 else {
3449 priv->debug_level = val;
3450 if (iwl_alloc_traffic_mem(priv))
3451 IWL_ERR(priv,
3452 "Not enough memory to generate traffic log\n");
3453 }
3454 return strnlen(buf, count);
3455 }
3456
3457 static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
3458 show_debug_level, store_debug_level);
3459
3460 #endif /* CONFIG_IWLWIFI_DEBUG */
3461
3462 static ssize_t show_temperature(struct device *d,
3463 struct device_attribute *attr, char *buf)
3464 {
3465 struct iwl_priv *priv = dev_get_drvdata(d);
3466
3467 if (!iwl_is_alive(priv))
3468 return -EAGAIN;
3469
3470 return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
3471 }
3472
3473 static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
3474
3475 static ssize_t show_tx_power(struct device *d,
3476 struct device_attribute *attr, char *buf)
3477 {
3478 struct iwl_priv *priv = dev_get_drvdata(d);
3479 return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
3480 }
3481
3482 static ssize_t store_tx_power(struct device *d,
3483 struct device_attribute *attr,
3484 const char *buf, size_t count)
3485 {
3486 struct iwl_priv *priv = dev_get_drvdata(d);
3487 char *p = (char *)buf;
3488 u32 val;
3489
3490 val = simple_strtoul(p, &p, 10);
3491 if (p == buf)
3492 IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
3493 else
3494 iwl3945_hw_reg_set_txpower(priv, val);
3495
3496 return count;
3497 }
3498
3499 static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
3500
3501 static ssize_t show_flags(struct device *d,
3502 struct device_attribute *attr, char *buf)
3503 {
3504 struct iwl_priv *priv = dev_get_drvdata(d);
3505
3506 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
3507 }
3508
3509 static ssize_t store_flags(struct device *d,
3510 struct device_attribute *attr,
3511 const char *buf, size_t count)
3512 {
3513 struct iwl_priv *priv = dev_get_drvdata(d);
3514 u32 flags = simple_strtoul(buf, NULL, 0);
3515
3516 mutex_lock(&priv->mutex);
3517 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
3518 /* Cancel any currently running scans... */
3519 if (iwl_scan_cancel_timeout(priv, 100))
3520 IWL_WARN(priv, "Could not cancel scan.\n");
3521 else {
3522 IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
3523 flags);
3524 priv->staging_rxon.flags = cpu_to_le32(flags);
3525 iwlcore_commit_rxon(priv);
3526 }
3527 }
3528 mutex_unlock(&priv->mutex);
3529
3530 return count;
3531 }
3532
3533 static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
3534
3535 static ssize_t show_filter_flags(struct device *d,
3536 struct device_attribute *attr, char *buf)
3537 {
3538 struct iwl_priv *priv = dev_get_drvdata(d);
3539
3540 return sprintf(buf, "0x%04X\n",
3541 le32_to_cpu(priv->active_rxon.filter_flags));
3542 }
3543
3544 static ssize_t store_filter_flags(struct device *d,
3545 struct device_attribute *attr,
3546 const char *buf, size_t count)
3547 {
3548 struct iwl_priv *priv = dev_get_drvdata(d);
3549 u32 filter_flags = simple_strtoul(buf, NULL, 0);
3550
3551 mutex_lock(&priv->mutex);
3552 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
3553 /* Cancel any currently running scans... */
3554 if (iwl_scan_cancel_timeout(priv, 100))
3555 IWL_WARN(priv, "Could not cancel scan.\n");
3556 else {
3557 IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
3558 "0x%04X\n", filter_flags);
3559 priv->staging_rxon.filter_flags =
3560 cpu_to_le32(filter_flags);
3561 iwlcore_commit_rxon(priv);
3562 }
3563 }
3564 mutex_unlock(&priv->mutex);
3565
3566 return count;
3567 }
3568
3569 static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
3570 store_filter_flags);
3571
3572 static ssize_t show_measurement(struct device *d,
3573 struct device_attribute *attr, char *buf)
3574 {
3575 struct iwl_priv *priv = dev_get_drvdata(d);
3576 struct iwl_spectrum_notification measure_report;
3577 u32 size = sizeof(measure_report), len = 0, ofs = 0;
3578 u8 *data = (u8 *)&measure_report;
3579 unsigned long flags;
3580
3581 spin_lock_irqsave(&priv->lock, flags);
3582 if (!(priv->measurement_status & MEASUREMENT_READY)) {
3583 spin_unlock_irqrestore(&priv->lock, flags);
3584 return 0;
3585 }
3586 memcpy(&measure_report, &priv->measure_report, size);
3587 priv->measurement_status = 0;
3588 spin_unlock_irqrestore(&priv->lock, flags);
3589
3590 while (size && (PAGE_SIZE - len)) {
3591 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
3592 PAGE_SIZE - len, 1);
3593 len = strlen(buf);
3594 if (PAGE_SIZE - len)
3595 buf[len++] = '\n';
3596
3597 ofs += 16;
3598 size -= min(size, 16U);
3599 }
3600
3601 return len;
3602 }
3603
3604 static ssize_t store_measurement(struct device *d,
3605 struct device_attribute *attr,
3606 const char *buf, size_t count)
3607 {
3608 struct iwl_priv *priv = dev_get_drvdata(d);
3609 struct ieee80211_measurement_params params = {
3610 .channel = le16_to_cpu(priv->active_rxon.channel),
3611 .start_time = cpu_to_le64(priv->_3945.last_tsf),
3612 .duration = cpu_to_le16(1),
3613 };
3614 u8 type = IWL_MEASURE_BASIC;
3615 u8 buffer[32];
3616 u8 channel;
3617
3618 if (count) {
3619 char *p = buffer;
3620 strncpy(buffer, buf, min(sizeof(buffer), count));
3621 channel = simple_strtoul(p, NULL, 0);
3622 if (channel)
3623 params.channel = channel;
3624
3625 p = buffer;
3626 while (*p && *p != ' ')
3627 p++;
3628 if (*p)
3629 type = simple_strtoul(p + 1, NULL, 0);
3630 }
3631
3632 IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
3633 "channel %d (for '%s')\n", type, params.channel, buf);
3634 iwl3945_get_measurement(priv, &params, type);
3635
3636 return count;
3637 }
3638
3639 static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
3640 show_measurement, store_measurement);
3641
3642 static ssize_t store_retry_rate(struct device *d,
3643 struct device_attribute *attr,
3644 const char *buf, size_t count)
3645 {
3646 struct iwl_priv *priv = dev_get_drvdata(d);
3647
3648 priv->retry_rate = simple_strtoul(buf, NULL, 0);
3649 if (priv->retry_rate <= 0)
3650 priv->retry_rate = 1;
3651
3652 return count;
3653 }
3654
3655 static ssize_t show_retry_rate(struct device *d,
3656 struct device_attribute *attr, char *buf)
3657 {
3658 struct iwl_priv *priv = dev_get_drvdata(d);
3659 return sprintf(buf, "%d", priv->retry_rate);
3660 }
3661
3662 static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
3663 store_retry_rate);
3664
3665
3666 static ssize_t show_channels(struct device *d,
3667 struct device_attribute *attr, char *buf)
3668 {
3669 /* all this shit doesn't belong into sysfs anyway */
3670 return 0;
3671 }
3672
3673 static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
3674
3675 static ssize_t show_antenna(struct device *d,
3676 struct device_attribute *attr, char *buf)
3677 {
3678 struct iwl_priv *priv = dev_get_drvdata(d);
3679
3680 if (!iwl_is_alive(priv))
3681 return -EAGAIN;
3682
3683 return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
3684 }
3685
3686 static ssize_t store_antenna(struct device *d,
3687 struct device_attribute *attr,
3688 const char *buf, size_t count)
3689 {
3690 struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
3691 int ant;
3692
3693 if (count == 0)
3694 return 0;
3695
3696 if (sscanf(buf, "%1i", &ant) != 1) {
3697 IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
3698 return count;
3699 }
3700
3701 if ((ant >= 0) && (ant <= 2)) {
3702 IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
3703 iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
3704 } else
3705 IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
3706
3707
3708 return count;
3709 }
3710
3711 static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
3712
3713 static ssize_t show_status(struct device *d,
3714 struct device_attribute *attr, char *buf)
3715 {
3716 struct iwl_priv *priv = dev_get_drvdata(d);
3717 if (!iwl_is_alive(priv))
3718 return -EAGAIN;
3719 return sprintf(buf, "0x%08x\n", (int)priv->status);
3720 }
3721
3722 static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
3723
3724 static ssize_t dump_error_log(struct device *d,
3725 struct device_attribute *attr,
3726 const char *buf, size_t count)
3727 {
3728 struct iwl_priv *priv = dev_get_drvdata(d);
3729 char *p = (char *)buf;
3730
3731 if (p[0] == '1')
3732 iwl3945_dump_nic_error_log(priv);
3733
3734 return strnlen(buf, count);
3735 }
3736
3737 static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
3738
3739 /*****************************************************************************
3740 *
3741 * driver setup and tear down
3742 *
3743 *****************************************************************************/
3744
3745 static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
3746 {
3747 priv->workqueue = create_singlethread_workqueue(DRV_NAME);
3748
3749 init_waitqueue_head(&priv->wait_command_queue);
3750
3751 INIT_WORK(&priv->restart, iwl3945_bg_restart);
3752 INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
3753 INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
3754 INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
3755 INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
3756 INIT_DELAYED_WORK(&priv->_3945.rfkill_poll, iwl3945_rfkill_poll);
3757 INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
3758 INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
3759 INIT_WORK(&priv->start_internal_scan, iwl_bg_start_internal_scan);
3760 INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
3761
3762 iwl3945_hw_setup_deferred_work(priv);
3763
3764 if (priv->cfg->ops->lib->recover_from_tx_stall) {
3765 init_timer(&priv->monitor_recover);
3766 priv->monitor_recover.data = (unsigned long)priv;
3767 priv->monitor_recover.function =
3768 priv->cfg->ops->lib->recover_from_tx_stall;
3769 }
3770
3771 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
3772 iwl3945_irq_tasklet, (unsigned long)priv);
3773 }
3774
3775 static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
3776 {
3777 iwl3945_hw_cancel_deferred_work(priv);
3778
3779 cancel_delayed_work_sync(&priv->init_alive_start);
3780 cancel_delayed_work(&priv->scan_check);
3781 cancel_delayed_work(&priv->alive_start);
3782 cancel_work_sync(&priv->start_internal_scan);
3783 cancel_work_sync(&priv->beacon_update);
3784 if (priv->cfg->ops->lib->recover_from_tx_stall)
3785 del_timer_sync(&priv->monitor_recover);
3786 }
3787
3788 static struct attribute *iwl3945_sysfs_entries[] = {
3789 &dev_attr_antenna.attr,
3790 &dev_attr_channels.attr,
3791 &dev_attr_dump_errors.attr,
3792 &dev_attr_flags.attr,
3793 &dev_attr_filter_flags.attr,
3794 &dev_attr_measurement.attr,
3795 &dev_attr_retry_rate.attr,
3796 &dev_attr_status.attr,
3797 &dev_attr_temperature.attr,
3798 &dev_attr_tx_power.attr,
3799 #ifdef CONFIG_IWLWIFI_DEBUG
3800 &dev_attr_debug_level.attr,
3801 #endif
3802 NULL
3803 };
3804
3805 static struct attribute_group iwl3945_attribute_group = {
3806 .name = NULL, /* put in device directory */
3807 .attrs = iwl3945_sysfs_entries,
3808 };
3809
3810 static struct ieee80211_ops iwl3945_hw_ops = {
3811 .tx = iwl3945_mac_tx,
3812 .start = iwl3945_mac_start,
3813 .stop = iwl3945_mac_stop,
3814 .add_interface = iwl_mac_add_interface,
3815 .remove_interface = iwl_mac_remove_interface,
3816 .config = iwl_mac_config,
3817 .configure_filter = iwl_configure_filter,
3818 .set_key = iwl3945_mac_set_key,
3819 .conf_tx = iwl_mac_conf_tx,
3820 .reset_tsf = iwl_mac_reset_tsf,
3821 .bss_info_changed = iwl_bss_info_changed,
3822 .hw_scan = iwl_mac_hw_scan,
3823 .sta_add = iwl3945_mac_sta_add,
3824 .sta_remove = iwl_mac_sta_remove,
3825 };
3826
3827 static int iwl3945_init_drv(struct iwl_priv *priv)
3828 {
3829 int ret;
3830 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
3831
3832 priv->retry_rate = 1;
3833 priv->ibss_beacon = NULL;
3834
3835 spin_lock_init(&priv->sta_lock);
3836 spin_lock_init(&priv->hcmd_lock);
3837
3838 INIT_LIST_HEAD(&priv->free_frames);
3839
3840 mutex_init(&priv->mutex);
3841 mutex_init(&priv->sync_cmd_mutex);
3842
3843 priv->ieee_channels = NULL;
3844 priv->ieee_rates = NULL;
3845 priv->band = IEEE80211_BAND_2GHZ;
3846
3847 priv->iw_mode = NL80211_IFTYPE_STATION;
3848 priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
3849
3850 priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
3851
3852 if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
3853 IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
3854 eeprom->version);
3855 ret = -EINVAL;
3856 goto err;
3857 }
3858 ret = iwl_init_channel_map(priv);
3859 if (ret) {
3860 IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
3861 goto err;
3862 }
3863
3864 /* Set up txpower settings in driver for all channels */
3865 if (iwl3945_txpower_set_from_eeprom(priv)) {
3866 ret = -EIO;
3867 goto err_free_channel_map;
3868 }
3869
3870 ret = iwlcore_init_geos(priv);
3871 if (ret) {
3872 IWL_ERR(priv, "initializing geos failed: %d\n", ret);
3873 goto err_free_channel_map;
3874 }
3875 iwl3945_init_hw_rates(priv, priv->ieee_rates);
3876
3877 return 0;
3878
3879 err_free_channel_map:
3880 iwl_free_channel_map(priv);
3881 err:
3882 return ret;
3883 }
3884
3885 #define IWL3945_MAX_PROBE_REQUEST 200
3886
3887 static int iwl3945_setup_mac(struct iwl_priv *priv)
3888 {
3889 int ret;
3890 struct ieee80211_hw *hw = priv->hw;
3891
3892 hw->rate_control_algorithm = "iwl-3945-rs";
3893 hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
3894 hw->vif_data_size = sizeof(struct iwl_vif_priv);
3895
3896 /* Tell mac80211 our characteristics */
3897 hw->flags = IEEE80211_HW_SIGNAL_DBM |
3898 IEEE80211_HW_SPECTRUM_MGMT;
3899
3900 if (!priv->cfg->broken_powersave)
3901 hw->flags |= IEEE80211_HW_SUPPORTS_PS |
3902 IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
3903
3904 hw->wiphy->interface_modes =
3905 BIT(NL80211_IFTYPE_STATION) |
3906 BIT(NL80211_IFTYPE_ADHOC);
3907
3908 hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
3909 WIPHY_FLAG_DISABLE_BEACON_HINTS;
3910
3911 hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
3912 /* we create the 802.11 header and a zero-length SSID element */
3913 hw->wiphy->max_scan_ie_len = IWL3945_MAX_PROBE_REQUEST - 24 - 2;
3914
3915 /* Default value; 4 EDCA QOS priorities */
3916 hw->queues = 4;
3917
3918 if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
3919 priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
3920 &priv->bands[IEEE80211_BAND_2GHZ];
3921
3922 if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
3923 priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
3924 &priv->bands[IEEE80211_BAND_5GHZ];
3925
3926 ret = ieee80211_register_hw(priv->hw);
3927 if (ret) {
3928 IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
3929 return ret;
3930 }
3931 priv->mac80211_registered = 1;
3932
3933 return 0;
3934 }
3935
3936 static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
3937 {
3938 int err = 0;
3939 struct iwl_priv *priv;
3940 struct ieee80211_hw *hw;
3941 struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
3942 struct iwl3945_eeprom *eeprom;
3943 unsigned long flags;
3944
3945 /***********************
3946 * 1. Allocating HW data
3947 * ********************/
3948
3949 /* mac80211 allocates memory for this device instance, including
3950 * space for this driver's private structure */
3951 hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
3952 if (hw == NULL) {
3953 printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
3954 err = -ENOMEM;
3955 goto out;
3956 }
3957 priv = hw->priv;
3958 SET_IEEE80211_DEV(hw, &pdev->dev);
3959
3960 /*
3961 * Disabling hardware scan means that mac80211 will perform scans
3962 * "the hard way", rather than using device's scan.
3963 */
3964 if (iwl3945_mod_params.disable_hw_scan) {
3965 IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
3966 iwl3945_hw_ops.hw_scan = NULL;
3967 }
3968
3969
3970 IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
3971 priv->cfg = cfg;
3972 priv->pci_dev = pdev;
3973 priv->inta_mask = CSR_INI_SET_MASK;
3974
3975 #ifdef CONFIG_IWLWIFI_DEBUG
3976 atomic_set(&priv->restrict_refcnt, 0);
3977 #endif
3978 if (iwl_alloc_traffic_mem(priv))
3979 IWL_ERR(priv, "Not enough memory to generate traffic log\n");
3980
3981 /***************************
3982 * 2. Initializing PCI bus
3983 * *************************/
3984 if (pci_enable_device(pdev)) {
3985 err = -ENODEV;
3986 goto out_ieee80211_free_hw;
3987 }
3988
3989 pci_set_master(pdev);
3990
3991 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
3992 if (!err)
3993 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
3994 if (err) {
3995 IWL_WARN(priv, "No suitable DMA available.\n");
3996 goto out_pci_disable_device;
3997 }
3998
3999 pci_set_drvdata(pdev, priv);
4000 err = pci_request_regions(pdev, DRV_NAME);
4001 if (err)
4002 goto out_pci_disable_device;
4003
4004 /***********************
4005 * 3. Read REV Register
4006 * ********************/
4007 priv->hw_base = pci_iomap(pdev, 0, 0);
4008 if (!priv->hw_base) {
4009 err = -ENODEV;
4010 goto out_pci_release_regions;
4011 }
4012
4013 IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
4014 (unsigned long long) pci_resource_len(pdev, 0));
4015 IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
4016
4017 /* We disable the RETRY_TIMEOUT register (0x41) to keep
4018 * PCI Tx retries from interfering with C3 CPU state */
4019 pci_write_config_byte(pdev, 0x41, 0x00);
4020
4021 /* these spin locks will be used in apm_ops.init and EEPROM access
4022 * we should init now
4023 */
4024 spin_lock_init(&priv->reg_lock);
4025 spin_lock_init(&priv->lock);
4026
4027 /*
4028 * stop and reset the on-board processor just in case it is in a
4029 * strange state ... like being left stranded by a primary kernel
4030 * and this is now the kdump kernel trying to start up
4031 */
4032 iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
4033
4034 /***********************
4035 * 4. Read EEPROM
4036 * ********************/
4037
4038 /* Read the EEPROM */
4039 err = iwl_eeprom_init(priv);
4040 if (err) {
4041 IWL_ERR(priv, "Unable to init EEPROM\n");
4042 goto out_iounmap;
4043 }
4044 /* MAC Address location in EEPROM same for 3945/4965 */
4045 eeprom = (struct iwl3945_eeprom *)priv->eeprom;
4046 memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
4047 IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
4048 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
4049
4050 /***********************
4051 * 5. Setup HW Constants
4052 * ********************/
4053 /* Device-specific setup */
4054 if (iwl3945_hw_set_hw_params(priv)) {
4055 IWL_ERR(priv, "failed to set hw settings\n");
4056 goto out_eeprom_free;
4057 }
4058
4059 /***********************
4060 * 6. Setup priv
4061 * ********************/
4062
4063 err = iwl3945_init_drv(priv);
4064 if (err) {
4065 IWL_ERR(priv, "initializing driver failed\n");
4066 goto out_unset_hw_params;
4067 }
4068
4069 IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
4070 priv->cfg->name);
4071
4072 /***********************
4073 * 7. Setup Services
4074 * ********************/
4075
4076 spin_lock_irqsave(&priv->lock, flags);
4077 iwl_disable_interrupts(priv);
4078 spin_unlock_irqrestore(&priv->lock, flags);
4079
4080 pci_enable_msi(priv->pci_dev);
4081
4082 err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
4083 IRQF_SHARED, DRV_NAME, priv);
4084 if (err) {
4085 IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
4086 goto out_disable_msi;
4087 }
4088
4089 err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4090 if (err) {
4091 IWL_ERR(priv, "failed to create sysfs device attributes\n");
4092 goto out_release_irq;
4093 }
4094
4095 iwl_set_rxon_channel(priv,
4096 &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
4097 iwl3945_setup_deferred_work(priv);
4098 iwl3945_setup_rx_handlers(priv);
4099 iwl_power_initialize(priv);
4100
4101 /*********************************
4102 * 8. Setup and Register mac80211
4103 * *******************************/
4104
4105 iwl_enable_interrupts(priv);
4106
4107 err = iwl3945_setup_mac(priv);
4108 if (err)
4109 goto out_remove_sysfs;
4110
4111 err = iwl_dbgfs_register(priv, DRV_NAME);
4112 if (err)
4113 IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
4114
4115 /* Start monitoring the killswitch */
4116 queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
4117 2 * HZ);
4118
4119 return 0;
4120
4121 out_remove_sysfs:
4122 destroy_workqueue(priv->workqueue);
4123 priv->workqueue = NULL;
4124 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4125 out_release_irq:
4126 free_irq(priv->pci_dev->irq, priv);
4127 out_disable_msi:
4128 pci_disable_msi(priv->pci_dev);
4129 iwlcore_free_geos(priv);
4130 iwl_free_channel_map(priv);
4131 out_unset_hw_params:
4132 iwl3945_unset_hw_params(priv);
4133 out_eeprom_free:
4134 iwl_eeprom_free(priv);
4135 out_iounmap:
4136 pci_iounmap(pdev, priv->hw_base);
4137 out_pci_release_regions:
4138 pci_release_regions(pdev);
4139 out_pci_disable_device:
4140 pci_set_drvdata(pdev, NULL);
4141 pci_disable_device(pdev);
4142 out_ieee80211_free_hw:
4143 iwl_free_traffic_mem(priv);
4144 ieee80211_free_hw(priv->hw);
4145 out:
4146 return err;
4147 }
4148
4149 static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
4150 {
4151 struct iwl_priv *priv = pci_get_drvdata(pdev);
4152 unsigned long flags;
4153
4154 if (!priv)
4155 return;
4156
4157 IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
4158
4159 iwl_dbgfs_unregister(priv);
4160
4161 set_bit(STATUS_EXIT_PENDING, &priv->status);
4162
4163 if (priv->mac80211_registered) {
4164 ieee80211_unregister_hw(priv->hw);
4165 priv->mac80211_registered = 0;
4166 } else {
4167 iwl3945_down(priv);
4168 }
4169
4170 /*
4171 * Make sure device is reset to low power before unloading driver.
4172 * This may be redundant with iwl_down(), but there are paths to
4173 * run iwl_down() without calling apm_ops.stop(), and there are
4174 * paths to avoid running iwl_down() at all before leaving driver.
4175 * This (inexpensive) call *makes sure* device is reset.
4176 */
4177 priv->cfg->ops->lib->apm_ops.stop(priv);
4178
4179 /* make sure we flush any pending irq or
4180 * tasklet for the driver
4181 */
4182 spin_lock_irqsave(&priv->lock, flags);
4183 iwl_disable_interrupts(priv);
4184 spin_unlock_irqrestore(&priv->lock, flags);
4185
4186 iwl_synchronize_irq(priv);
4187
4188 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
4189
4190 cancel_delayed_work_sync(&priv->_3945.rfkill_poll);
4191
4192 iwl3945_dealloc_ucode_pci(priv);
4193
4194 if (priv->rxq.bd)
4195 iwl3945_rx_queue_free(priv, &priv->rxq);
4196 iwl3945_hw_txq_ctx_free(priv);
4197
4198 iwl3945_unset_hw_params(priv);
4199
4200 /*netif_stop_queue(dev); */
4201 flush_workqueue(priv->workqueue);
4202
4203 /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
4204 * priv->workqueue... so we can't take down the workqueue
4205 * until now... */
4206 destroy_workqueue(priv->workqueue);
4207 priv->workqueue = NULL;
4208 iwl_free_traffic_mem(priv);
4209
4210 free_irq(pdev->irq, priv);
4211 pci_disable_msi(pdev);
4212
4213 pci_iounmap(pdev, priv->hw_base);
4214 pci_release_regions(pdev);
4215 pci_disable_device(pdev);
4216 pci_set_drvdata(pdev, NULL);
4217
4218 iwl_free_channel_map(priv);
4219 iwlcore_free_geos(priv);
4220 kfree(priv->scan_cmd);
4221 if (priv->ibss_beacon)
4222 dev_kfree_skb(priv->ibss_beacon);
4223
4224 ieee80211_free_hw(priv->hw);
4225 }
4226
4227
4228 /*****************************************************************************
4229 *
4230 * driver and module entry point
4231 *
4232 *****************************************************************************/
4233
4234 static struct pci_driver iwl3945_driver = {
4235 .name = DRV_NAME,
4236 .id_table = iwl3945_hw_card_ids,
4237 .probe = iwl3945_pci_probe,
4238 .remove = __devexit_p(iwl3945_pci_remove),
4239 #ifdef CONFIG_PM
4240 .suspend = iwl_pci_suspend,
4241 .resume = iwl_pci_resume,
4242 #endif
4243 };
4244
4245 static int __init iwl3945_init(void)
4246 {
4247
4248 int ret;
4249 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
4250 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
4251
4252 ret = iwl3945_rate_control_register();
4253 if (ret) {
4254 printk(KERN_ERR DRV_NAME
4255 "Unable to register rate control algorithm: %d\n", ret);
4256 return ret;
4257 }
4258
4259 ret = pci_register_driver(&iwl3945_driver);
4260 if (ret) {
4261 printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
4262 goto error_register;
4263 }
4264
4265 return ret;
4266
4267 error_register:
4268 iwl3945_rate_control_unregister();
4269 return ret;
4270 }
4271
4272 static void __exit iwl3945_exit(void)
4273 {
4274 pci_unregister_driver(&iwl3945_driver);
4275 iwl3945_rate_control_unregister();
4276 }
4277
4278 MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
4279
4280 module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
4281 MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
4282 module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
4283 MODULE_PARM_DESC(swcrypto,
4284 "using software crypto (default 1 [software])\n");
4285 #ifdef CONFIG_IWLWIFI_DEBUG
4286 module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
4287 MODULE_PARM_DESC(debug, "debug output mask");
4288 #endif
4289 module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
4290 int, S_IRUGO);
4291 MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
4292 module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
4293 MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
4294
4295 module_exit(iwl3945_exit);
4296 module_init(iwl3945_init);
Linux kernel - Deliverables
This page took 0.179807 seconds and 5 git commands to generate.