projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
mac80211: QoS related cleanups
[deliverable/linux.git] / drivers / net / wireless / iwlwifi / iwl3945-base.c
1 /******************************************************************************
2 *
3 * Copyright(c) 2003 - 2008 Intel Corporation. All rights reserved.
4 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
25 * James P. Ketrenos <ipw2100-admin@linux.intel.com>
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
30 #include <linux/kernel.h>
31 #include <linux/module.h>
32 #include <linux/version.h>
33 #include <linux/init.h>
34 #include <linux/pci.h>
35 #include <linux/dma-mapping.h>
36 #include <linux/delay.h>
37 #include <linux/skbuff.h>
38 #include <linux/netdevice.h>
39 #include <linux/wireless.h>
40 #include <linux/firmware.h>
41 #include <linux/etherdevice.h>
42 #include <linux/if_arp.h>
43
44 #include <net/ieee80211_radiotap.h>
45 #include <net/mac80211.h>
46
47 #include <asm/div64.h>
48
49 #include "iwl-3945-core.h"
50 #include "iwl-3945.h"
51 #include "iwl-helpers.h"
52
53 #ifdef CONFIG_IWL3945_DEBUG
54 u32 iwl3945_debug_level;
55 #endif
56
57 static int iwl3945_tx_queue_update_write_ptr(struct iwl3945_priv *priv,
58 struct iwl3945_tx_queue *txq);
59
60 /******************************************************************************
61 *
62 * module boiler plate
63 *
64 ******************************************************************************/
65
66 /* module parameters */
67 static int iwl3945_param_disable_hw_scan; /* def: 0 = use 3945's h/w scan */
68 static int iwl3945_param_debug; /* def: 0 = minimal debug log messages */
69 static int iwl3945_param_disable; /* def: 0 = enable radio */
70 static int iwl3945_param_antenna; /* def: 0 = both antennas (use diversity) */
71 int iwl3945_param_hwcrypto; /* def: 0 = use software encryption */
72 static int iwl3945_param_qos_enable = 1; /* def: 1 = use quality of service */
73 int iwl3945_param_queues_num = IWL39_MAX_NUM_QUEUES; /* def: 8 Tx queues */
74
75 /*
76 * module name, copyright, version, etc.
77 * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk
78 */
79
80 #define DRV_DESCRIPTION \
81 "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
82
83 #ifdef CONFIG_IWL3945_DEBUG
84 #define VD "d"
85 #else
86 #define VD
87 #endif
88
89 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
90 #define VS "s"
91 #else
92 #define VS
93 #endif
94
95 #define IWLWIFI_VERSION "1.2.26k" VD VS
96 #define DRV_COPYRIGHT "Copyright(c) 2003-2008 Intel Corporation"
97 #define DRV_VERSION IWLWIFI_VERSION
98
99
100 MODULE_DESCRIPTION(DRV_DESCRIPTION);
101 MODULE_VERSION(DRV_VERSION);
102 MODULE_AUTHOR(DRV_COPYRIGHT);
103 MODULE_LICENSE("GPL");
104
105 static __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr)
106 {
107 u16 fc = le16_to_cpu(hdr->frame_control);
108 int hdr_len = ieee80211_get_hdrlen(fc);
109
110 if ((fc & 0x00cc) == (IEEE80211_STYPE_QOS_DATA | IEEE80211_FTYPE_DATA))
111 return (__le16 *) ((u8 *) hdr + hdr_len - QOS_CONTROL_LEN);
112 return NULL;
113 }
114
115 static const struct ieee80211_supported_band *iwl3945_get_band(
116 struct iwl3945_priv *priv, enum ieee80211_band band)
117 {
118 return priv->hw->wiphy->bands[band];
119 }
120
121 static int iwl3945_is_empty_essid(const char *essid, int essid_len)
122 {
123 /* Single white space is for Linksys APs */
124 if (essid_len == 1 && essid[0] == ' ')
125 return 1;
126
127 /* Otherwise, if the entire essid is 0, we assume it is hidden */
128 while (essid_len) {
129 essid_len--;
130 if (essid[essid_len] != '\0')
131 return 0;
132 }
133
134 return 1;
135 }
136
137 static const char *iwl3945_escape_essid(const char *essid, u8 essid_len)
138 {
139 static char escaped[IW_ESSID_MAX_SIZE * 2 + 1];
140 const char *s = essid;
141 char *d = escaped;
142
143 if (iwl3945_is_empty_essid(essid, essid_len)) {
144 memcpy(escaped, "<hidden>", sizeof("<hidden>"));
145 return escaped;
146 }
147
148 essid_len = min(essid_len, (u8) IW_ESSID_MAX_SIZE);
149 while (essid_len--) {
150 if (*s == '\0') {
151 *d++ = '\\';
152 *d++ = '0';
153 s++;
154 } else
155 *d++ = *s++;
156 }
157 *d = '\0';
158 return escaped;
159 }
160
161 /*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
162 * DMA services
163 *
164 * Theory of operation
165 *
166 * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer
167 * of buffer descriptors, each of which points to one or more data buffers for
168 * the device to read from or fill. Driver and device exchange status of each
169 * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty
170 * entries in each circular buffer, to protect against confusing empty and full
171 * queue states.
172 *
173 * The device reads or writes the data in the queues via the device's several
174 * DMA/FIFO channels. Each queue is mapped to a single DMA channel.
175 *
176 * For Tx queue, there are low mark and high mark limits. If, after queuing
177 * the packet for Tx, free space become < low mark, Tx queue stopped. When
178 * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
179 * Tx queue resumed.
180 *
181 * The 3945 operates with six queues: One receive queue, one transmit queue
182 * (#4) for sending commands to the device firmware, and four transmit queues
183 * (#0-3) for data tx via EDCA. An additional 2 HCCA queues are unused.
184 ***************************************************/
185
186 int iwl3945_queue_space(const struct iwl3945_queue *q)
187 {
188 int s = q->read_ptr - q->write_ptr;
189
190 if (q->read_ptr > q->write_ptr)
191 s -= q->n_bd;
192
193 if (s <= 0)
194 s += q->n_window;
195 /* keep some reserve to not confuse empty and full situations */
196 s -= 2;
197 if (s < 0)
198 s = 0;
199 return s;
200 }
201
202 int iwl3945_x2_queue_used(const struct iwl3945_queue *q, int i)
203 {
204 return q->write_ptr > q->read_ptr ?
205 (i >= q->read_ptr && i < q->write_ptr) :
206 !(i < q->read_ptr && i >= q->write_ptr);
207 }
208
209
210 static inline u8 get_cmd_index(struct iwl3945_queue *q, u32 index, int is_huge)
211 {
212 /* This is for scan command, the big buffer at end of command array */
213 if (is_huge)
214 return q->n_window; /* must be power of 2 */
215
216 /* Otherwise, use normal size buffers */
217 return index & (q->n_window - 1);
218 }
219
220 /**
221 * iwl3945_queue_init - Initialize queue's high/low-water and read/write indexes
222 */
223 static int iwl3945_queue_init(struct iwl3945_priv *priv, struct iwl3945_queue *q,
224 int count, int slots_num, u32 id)
225 {
226 q->n_bd = count;
227 q->n_window = slots_num;
228 q->id = id;
229
230 /* count must be power-of-two size, otherwise iwl_queue_inc_wrap
231 * and iwl_queue_dec_wrap are broken. */
232 BUG_ON(!is_power_of_2(count));
233
234 /* slots_num must be power-of-two size, otherwise
235 * get_cmd_index is broken. */
236 BUG_ON(!is_power_of_2(slots_num));
237
238 q->low_mark = q->n_window / 4;
239 if (q->low_mark < 4)
240 q->low_mark = 4;
241
242 q->high_mark = q->n_window / 8;
243 if (q->high_mark < 2)
244 q->high_mark = 2;
245
246 q->write_ptr = q->read_ptr = 0;
247
248 return 0;
249 }
250
251 /**
252 * iwl3945_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue
253 */
254 static int iwl3945_tx_queue_alloc(struct iwl3945_priv *priv,
255 struct iwl3945_tx_queue *txq, u32 id)
256 {
257 struct pci_dev *dev = priv->pci_dev;
258
259 /* Driver private data, only for Tx (not command) queues,
260 * not shared with device. */
261 if (id != IWL_CMD_QUEUE_NUM) {
262 txq->txb = kmalloc(sizeof(txq->txb[0]) *
263 TFD_QUEUE_SIZE_MAX, GFP_KERNEL);
264 if (!txq->txb) {
265 IWL_ERROR("kmalloc for auxiliary BD "
266 "structures failed\n");
267 goto error;
268 }
269 } else
270 txq->txb = NULL;
271
272 /* Circular buffer of transmit frame descriptors (TFDs),
273 * shared with device */
274 txq->bd = pci_alloc_consistent(dev,
275 sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX,
276 &txq->q.dma_addr);
277
278 if (!txq->bd) {
279 IWL_ERROR("pci_alloc_consistent(%zd) failed\n",
280 sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX);
281 goto error;
282 }
283 txq->q.id = id;
284
285 return 0;
286
287 error:
288 if (txq->txb) {
289 kfree(txq->txb);
290 txq->txb = NULL;
291 }
292
293 return -ENOMEM;
294 }
295
296 /**
297 * iwl3945_tx_queue_init - Allocate and initialize one tx/cmd queue
298 */
299 int iwl3945_tx_queue_init(struct iwl3945_priv *priv,
300 struct iwl3945_tx_queue *txq, int slots_num, u32 txq_id)
301 {
302 struct pci_dev *dev = priv->pci_dev;
303 int len;
304 int rc = 0;
305
306 /*
307 * Alloc buffer array for commands (Tx or other types of commands).
308 * For the command queue (#4), allocate command space + one big
309 * command for scan, since scan command is very huge; the system will
310 * not have two scans at the same time, so only one is needed.
311 * For data Tx queues (all other queues), no super-size command
312 * space is needed.
313 */
314 len = sizeof(struct iwl3945_cmd) * slots_num;
315 if (txq_id == IWL_CMD_QUEUE_NUM)
316 len += IWL_MAX_SCAN_SIZE;
317 txq->cmd = pci_alloc_consistent(dev, len, &txq->dma_addr_cmd);
318 if (!txq->cmd)
319 return -ENOMEM;
320
321 /* Alloc driver data array and TFD circular buffer */
322 rc = iwl3945_tx_queue_alloc(priv, txq, txq_id);
323 if (rc) {
324 pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
325
326 return -ENOMEM;
327 }
328 txq->need_update = 0;
329
330 /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
331 * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
332 BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
333
334 /* Initialize queue high/low-water, head/tail indexes */
335 iwl3945_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
336
337 /* Tell device where to find queue, enable DMA channel. */
338 iwl3945_hw_tx_queue_init(priv, txq);
339
340 return 0;
341 }
342
343 /**
344 * iwl3945_tx_queue_free - Deallocate DMA queue.
345 * @txq: Transmit queue to deallocate.
346 *
347 * Empty queue by removing and destroying all BD's.
348 * Free all buffers.
349 * 0-fill, but do not free "txq" descriptor structure.
350 */
351 void iwl3945_tx_queue_free(struct iwl3945_priv *priv, struct iwl3945_tx_queue *txq)
352 {
353 struct iwl3945_queue *q = &txq->q;
354 struct pci_dev *dev = priv->pci_dev;
355 int len;
356
357 if (q->n_bd == 0)
358 return;
359
360 /* first, empty all BD's */
361 for (; q->write_ptr != q->read_ptr;
362 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd))
363 iwl3945_hw_txq_free_tfd(priv, txq);
364
365 len = sizeof(struct iwl3945_cmd) * q->n_window;
366 if (q->id == IWL_CMD_QUEUE_NUM)
367 len += IWL_MAX_SCAN_SIZE;
368
369 /* De-alloc array of command/tx buffers */
370 pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
371
372 /* De-alloc circular buffer of TFDs */
373 if (txq->q.n_bd)
374 pci_free_consistent(dev, sizeof(struct iwl3945_tfd_frame) *
375 txq->q.n_bd, txq->bd, txq->q.dma_addr);
376
377 /* De-alloc array of per-TFD driver data */
378 if (txq->txb) {
379 kfree(txq->txb);
380 txq->txb = NULL;
381 }
382
383 /* 0-fill queue descriptor structure */
384 memset(txq, 0, sizeof(*txq));
385 }
386
387 const u8 iwl3945_broadcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
388
389 /*************** STATION TABLE MANAGEMENT ****
390 * mac80211 should be examined to determine if sta_info is duplicating
391 * the functionality provided here
392 */
393
394 /**************************************************************/
395 #if 0 /* temporary disable till we add real remove station */
396 /**
397 * iwl3945_remove_station - Remove driver's knowledge of station.
398 *
399 * NOTE: This does not remove station from device's station table.
400 */
401 static u8 iwl3945_remove_station(struct iwl3945_priv *priv, const u8 *addr, int is_ap)
402 {
403 int index = IWL_INVALID_STATION;
404 int i;
405 unsigned long flags;
406
407 spin_lock_irqsave(&priv->sta_lock, flags);
408
409 if (is_ap)
410 index = IWL_AP_ID;
411 else if (is_broadcast_ether_addr(addr))
412 index = priv->hw_setting.bcast_sta_id;
413 else
414 for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++)
415 if (priv->stations[i].used &&
416 !compare_ether_addr(priv->stations[i].sta.sta.addr,
417 addr)) {
418 index = i;
419 break;
420 }
421
422 if (unlikely(index == IWL_INVALID_STATION))
423 goto out;
424
425 if (priv->stations[index].used) {
426 priv->stations[index].used = 0;
427 priv->num_stations--;
428 }
429
430 BUG_ON(priv->num_stations < 0);
431
432 out:
433 spin_unlock_irqrestore(&priv->sta_lock, flags);
434 return 0;
435 }
436 #endif
437
438 /**
439 * iwl3945_clear_stations_table - Clear the driver's station table
440 *
441 * NOTE: This does not clear or otherwise alter the device's station table.
442 */
443 static void iwl3945_clear_stations_table(struct iwl3945_priv *priv)
444 {
445 unsigned long flags;
446
447 spin_lock_irqsave(&priv->sta_lock, flags);
448
449 priv->num_stations = 0;
450 memset(priv->stations, 0, sizeof(priv->stations));
451
452 spin_unlock_irqrestore(&priv->sta_lock, flags);
453 }
454
455 /**
456 * iwl3945_add_station - Add station to station tables in driver and device
457 */
458 u8 iwl3945_add_station(struct iwl3945_priv *priv, const u8 *addr, int is_ap, u8 flags)
459 {
460 int i;
461 int index = IWL_INVALID_STATION;
462 struct iwl3945_station_entry *station;
463 unsigned long flags_spin;
464 DECLARE_MAC_BUF(mac);
465 u8 rate;
466
467 spin_lock_irqsave(&priv->sta_lock, flags_spin);
468 if (is_ap)
469 index = IWL_AP_ID;
470 else if (is_broadcast_ether_addr(addr))
471 index = priv->hw_setting.bcast_sta_id;
472 else
473 for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++) {
474 if (!compare_ether_addr(priv->stations[i].sta.sta.addr,
475 addr)) {
476 index = i;
477 break;
478 }
479
480 if (!priv->stations[i].used &&
481 index == IWL_INVALID_STATION)
482 index = i;
483 }
484
485 /* These two conditions has the same outcome but keep them separate
486 since they have different meaning */
487 if (unlikely(index == IWL_INVALID_STATION)) {
488 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
489 return index;
490 }
491
492 if (priv->stations[index].used &&
493 !compare_ether_addr(priv->stations[index].sta.sta.addr, addr)) {
494 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
495 return index;
496 }
497
498 IWL_DEBUG_ASSOC("Add STA ID %d: %s\n", index, print_mac(mac, addr));
499 station = &priv->stations[index];
500 station->used = 1;
501 priv->num_stations++;
502
503 /* Set up the REPLY_ADD_STA command to send to device */
504 memset(&station->sta, 0, sizeof(struct iwl3945_addsta_cmd));
505 memcpy(station->sta.sta.addr, addr, ETH_ALEN);
506 station->sta.mode = 0;
507 station->sta.sta.sta_id = index;
508 station->sta.station_flags = 0;
509
510 if (priv->band == IEEE80211_BAND_5GHZ)
511 rate = IWL_RATE_6M_PLCP;
512 else
513 rate = IWL_RATE_1M_PLCP;
514
515 /* Turn on both antennas for the station... */
516 station->sta.rate_n_flags =
517 iwl3945_hw_set_rate_n_flags(rate, RATE_MCS_ANT_AB_MSK);
518 station->current_rate.rate_n_flags =
519 le16_to_cpu(station->sta.rate_n_flags);
520
521 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
522
523 /* Add station to device's station table */
524 iwl3945_send_add_station(priv, &station->sta, flags);
525 return index;
526
527 }
528
529 /*************** DRIVER STATUS FUNCTIONS *****/
530
531 static inline int iwl3945_is_ready(struct iwl3945_priv *priv)
532 {
533 /* The adapter is 'ready' if READY and GEO_CONFIGURED bits are
534 * set but EXIT_PENDING is not */
535 return test_bit(STATUS_READY, &priv->status) &&
536 test_bit(STATUS_GEO_CONFIGURED, &priv->status) &&
537 !test_bit(STATUS_EXIT_PENDING, &priv->status);
538 }
539
540 static inline int iwl3945_is_alive(struct iwl3945_priv *priv)
541 {
542 return test_bit(STATUS_ALIVE, &priv->status);
543 }
544
545 static inline int iwl3945_is_init(struct iwl3945_priv *priv)
546 {
547 return test_bit(STATUS_INIT, &priv->status);
548 }
549
550 static inline int iwl3945_is_rfkill(struct iwl3945_priv *priv)
551 {
552 return test_bit(STATUS_RF_KILL_HW, &priv->status) ||
553 test_bit(STATUS_RF_KILL_SW, &priv->status);
554 }
555
556 static inline int iwl3945_is_ready_rf(struct iwl3945_priv *priv)
557 {
558
559 if (iwl3945_is_rfkill(priv))
560 return 0;
561
562 return iwl3945_is_ready(priv);
563 }
564
565 /*************** HOST COMMAND QUEUE FUNCTIONS *****/
566
567 #define IWL_CMD(x) case x : return #x
568
569 static const char *get_cmd_string(u8 cmd)
570 {
571 switch (cmd) {
572 IWL_CMD(REPLY_ALIVE);
573 IWL_CMD(REPLY_ERROR);
574 IWL_CMD(REPLY_RXON);
575 IWL_CMD(REPLY_RXON_ASSOC);
576 IWL_CMD(REPLY_QOS_PARAM);
577 IWL_CMD(REPLY_RXON_TIMING);
578 IWL_CMD(REPLY_ADD_STA);
579 IWL_CMD(REPLY_REMOVE_STA);
580 IWL_CMD(REPLY_REMOVE_ALL_STA);
581 IWL_CMD(REPLY_3945_RX);
582 IWL_CMD(REPLY_TX);
583 IWL_CMD(REPLY_RATE_SCALE);
584 IWL_CMD(REPLY_LEDS_CMD);
585 IWL_CMD(REPLY_TX_LINK_QUALITY_CMD);
586 IWL_CMD(RADAR_NOTIFICATION);
587 IWL_CMD(REPLY_QUIET_CMD);
588 IWL_CMD(REPLY_CHANNEL_SWITCH);
589 IWL_CMD(CHANNEL_SWITCH_NOTIFICATION);
590 IWL_CMD(REPLY_SPECTRUM_MEASUREMENT_CMD);
591 IWL_CMD(SPECTRUM_MEASURE_NOTIFICATION);
592 IWL_CMD(POWER_TABLE_CMD);
593 IWL_CMD(PM_SLEEP_NOTIFICATION);
594 IWL_CMD(PM_DEBUG_STATISTIC_NOTIFIC);
595 IWL_CMD(REPLY_SCAN_CMD);
596 IWL_CMD(REPLY_SCAN_ABORT_CMD);
597 IWL_CMD(SCAN_START_NOTIFICATION);
598 IWL_CMD(SCAN_RESULTS_NOTIFICATION);
599 IWL_CMD(SCAN_COMPLETE_NOTIFICATION);
600 IWL_CMD(BEACON_NOTIFICATION);
601 IWL_CMD(REPLY_TX_BEACON);
602 IWL_CMD(WHO_IS_AWAKE_NOTIFICATION);
603 IWL_CMD(QUIET_NOTIFICATION);
604 IWL_CMD(REPLY_TX_PWR_TABLE_CMD);
605 IWL_CMD(MEASURE_ABORT_NOTIFICATION);
606 IWL_CMD(REPLY_BT_CONFIG);
607 IWL_CMD(REPLY_STATISTICS_CMD);
608 IWL_CMD(STATISTICS_NOTIFICATION);
609 IWL_CMD(REPLY_CARD_STATE_CMD);
610 IWL_CMD(CARD_STATE_NOTIFICATION);
611 IWL_CMD(MISSED_BEACONS_NOTIFICATION);
612 default:
613 return "UNKNOWN";
614
615 }
616 }
617
618 #define HOST_COMPLETE_TIMEOUT (HZ / 2)
619
620 /**
621 * iwl3945_enqueue_hcmd - enqueue a uCode command
622 * @priv: device private data point
623 * @cmd: a point to the ucode command structure
624 *
625 * The function returns < 0 values to indicate the operation is
626 * failed. On success, it turns the index (> 0) of command in the
627 * command queue.
628 */
629 static int iwl3945_enqueue_hcmd(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
630 {
631 struct iwl3945_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM];
632 struct iwl3945_queue *q = &txq->q;
633 struct iwl3945_tfd_frame *tfd;
634 u32 *control_flags;
635 struct iwl3945_cmd *out_cmd;
636 u32 idx;
637 u16 fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr));
638 dma_addr_t phys_addr;
639 int pad;
640 u16 count;
641 int ret;
642 unsigned long flags;
643
644 /* If any of the command structures end up being larger than
645 * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then
646 * we will need to increase the size of the TFD entries */
647 BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) &&
648 !(cmd->meta.flags & CMD_SIZE_HUGE));
649
650
651 if (iwl3945_is_rfkill(priv)) {
652 IWL_DEBUG_INFO("Not sending command - RF KILL");
653 return -EIO;
654 }
655
656 if (iwl3945_queue_space(q) < ((cmd->meta.flags & CMD_ASYNC) ? 2 : 1)) {
657 IWL_ERROR("No space for Tx\n");
658 return -ENOSPC;
659 }
660
661 spin_lock_irqsave(&priv->hcmd_lock, flags);
662
663 tfd = &txq->bd[q->write_ptr];
664 memset(tfd, 0, sizeof(*tfd));
665
666 control_flags = (u32 *) tfd;
667
668 idx = get_cmd_index(q, q->write_ptr, cmd->meta.flags & CMD_SIZE_HUGE);
669 out_cmd = &txq->cmd[idx];
670
671 out_cmd->hdr.cmd = cmd->id;
672 memcpy(&out_cmd->meta, &cmd->meta, sizeof(cmd->meta));
673 memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len);
674
675 /* At this point, the out_cmd now has all of the incoming cmd
676 * information */
677
678 out_cmd->hdr.flags = 0;
679 out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) |
680 INDEX_TO_SEQ(q->write_ptr));
681 if (out_cmd->meta.flags & CMD_SIZE_HUGE)
682 out_cmd->hdr.sequence |= cpu_to_le16(SEQ_HUGE_FRAME);
683
684 phys_addr = txq->dma_addr_cmd + sizeof(txq->cmd[0]) * idx +
685 offsetof(struct iwl3945_cmd, hdr);
686 iwl3945_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, fix_size);
687
688 pad = U32_PAD(cmd->len);
689 count = TFD_CTL_COUNT_GET(*control_flags);
690 *control_flags = TFD_CTL_COUNT_SET(count) | TFD_CTL_PAD_SET(pad);
691
692 IWL_DEBUG_HC("Sending command %s (#%x), seq: 0x%04X, "
693 "%d bytes at %d[%d]:%d\n",
694 get_cmd_string(out_cmd->hdr.cmd),
695 out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence),
696 fix_size, q->write_ptr, idx, IWL_CMD_QUEUE_NUM);
697
698 txq->need_update = 1;
699
700 /* Increment and update queue's write index */
701 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
702 ret = iwl3945_tx_queue_update_write_ptr(priv, txq);
703
704 spin_unlock_irqrestore(&priv->hcmd_lock, flags);
705 return ret ? ret : idx;
706 }
707
708 static int iwl3945_send_cmd_async(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
709 {
710 int ret;
711
712 BUG_ON(!(cmd->meta.flags & CMD_ASYNC));
713
714 /* An asynchronous command can not expect an SKB to be set. */
715 BUG_ON(cmd->meta.flags & CMD_WANT_SKB);
716
717 /* An asynchronous command MUST have a callback. */
718 BUG_ON(!cmd->meta.u.callback);
719
720 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
721 return -EBUSY;
722
723 ret = iwl3945_enqueue_hcmd(priv, cmd);
724 if (ret < 0) {
725 IWL_ERROR("Error sending %s: iwl3945_enqueue_hcmd failed: %d\n",
726 get_cmd_string(cmd->id), ret);
727 return ret;
728 }
729 return 0;
730 }
731
732 static int iwl3945_send_cmd_sync(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
733 {
734 int cmd_idx;
735 int ret;
736
737 BUG_ON(cmd->meta.flags & CMD_ASYNC);
738
739 /* A synchronous command can not have a callback set. */
740 BUG_ON(cmd->meta.u.callback != NULL);
741
742 if (test_and_set_bit(STATUS_HCMD_SYNC_ACTIVE, &priv->status)) {
743 IWL_ERROR("Error sending %s: Already sending a host command\n",
744 get_cmd_string(cmd->id));
745 ret = -EBUSY;
746 goto out;
747 }
748
749 set_bit(STATUS_HCMD_ACTIVE, &priv->status);
750
751 if (cmd->meta.flags & CMD_WANT_SKB)
752 cmd->meta.source = &cmd->meta;
753
754 cmd_idx = iwl3945_enqueue_hcmd(priv, cmd);
755 if (cmd_idx < 0) {
756 ret = cmd_idx;
757 IWL_ERROR("Error sending %s: iwl3945_enqueue_hcmd failed: %d\n",
758 get_cmd_string(cmd->id), ret);
759 goto out;
760 }
761
762 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
763 !test_bit(STATUS_HCMD_ACTIVE, &priv->status),
764 HOST_COMPLETE_TIMEOUT);
765 if (!ret) {
766 if (test_bit(STATUS_HCMD_ACTIVE, &priv->status)) {
767 IWL_ERROR("Error sending %s: time out after %dms.\n",
768 get_cmd_string(cmd->id),
769 jiffies_to_msecs(HOST_COMPLETE_TIMEOUT));
770
771 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
772 ret = -ETIMEDOUT;
773 goto cancel;
774 }
775 }
776
777 if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
778 IWL_DEBUG_INFO("Command %s aborted: RF KILL Switch\n",
779 get_cmd_string(cmd->id));
780 ret = -ECANCELED;
781 goto fail;
782 }
783 if (test_bit(STATUS_FW_ERROR, &priv->status)) {
784 IWL_DEBUG_INFO("Command %s failed: FW Error\n",
785 get_cmd_string(cmd->id));
786 ret = -EIO;
787 goto fail;
788 }
789 if ((cmd->meta.flags & CMD_WANT_SKB) && !cmd->meta.u.skb) {
790 IWL_ERROR("Error: Response NULL in '%s'\n",
791 get_cmd_string(cmd->id));
792 ret = -EIO;
793 goto out;
794 }
795
796 ret = 0;
797 goto out;
798
799 cancel:
800 if (cmd->meta.flags & CMD_WANT_SKB) {
801 struct iwl3945_cmd *qcmd;
802
803 /* Cancel the CMD_WANT_SKB flag for the cmd in the
804 * TX cmd queue. Otherwise in case the cmd comes
805 * in later, it will possibly set an invalid
806 * address (cmd->meta.source). */
807 qcmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_idx];
808 qcmd->meta.flags &= ~CMD_WANT_SKB;
809 }
810 fail:
811 if (cmd->meta.u.skb) {
812 dev_kfree_skb_any(cmd->meta.u.skb);
813 cmd->meta.u.skb = NULL;
814 }
815 out:
816 clear_bit(STATUS_HCMD_SYNC_ACTIVE, &priv->status);
817 return ret;
818 }
819
820 int iwl3945_send_cmd(struct iwl3945_priv *priv, struct iwl3945_host_cmd *cmd)
821 {
822 if (cmd->meta.flags & CMD_ASYNC)
823 return iwl3945_send_cmd_async(priv, cmd);
824
825 return iwl3945_send_cmd_sync(priv, cmd);
826 }
827
828 int iwl3945_send_cmd_pdu(struct iwl3945_priv *priv, u8 id, u16 len, const void *data)
829 {
830 struct iwl3945_host_cmd cmd = {
831 .id = id,
832 .len = len,
833 .data = data,
834 };
835
836 return iwl3945_send_cmd_sync(priv, &cmd);
837 }
838
839 static int __must_check iwl3945_send_cmd_u32(struct iwl3945_priv *priv, u8 id, u32 val)
840 {
841 struct iwl3945_host_cmd cmd = {
842 .id = id,
843 .len = sizeof(val),
844 .data = &val,
845 };
846
847 return iwl3945_send_cmd_sync(priv, &cmd);
848 }
849
850 int iwl3945_send_statistics_request(struct iwl3945_priv *priv)
851 {
852 return iwl3945_send_cmd_u32(priv, REPLY_STATISTICS_CMD, 0);
853 }
854
855 /**
856 * iwl3945_set_rxon_channel - Set the phymode and channel values in staging RXON
857 * @band: 2.4 or 5 GHz band
858 * @channel: Any channel valid for the requested band
859
860 * In addition to setting the staging RXON, priv->band is also set.
861 *
862 * NOTE: Does not commit to the hardware; it sets appropriate bit fields
863 * in the staging RXON flag structure based on the band
864 */
865 static int iwl3945_set_rxon_channel(struct iwl3945_priv *priv,
866 enum ieee80211_band band,
867 u16 channel)
868 {
869 if (!iwl3945_get_channel_info(priv, band, channel)) {
870 IWL_DEBUG_INFO("Could not set channel to %d [%d]\n",
871 channel, band);
872 return -EINVAL;
873 }
874
875 if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
876 (priv->band == band))
877 return 0;
878
879 priv->staging_rxon.channel = cpu_to_le16(channel);
880 if (band == IEEE80211_BAND_5GHZ)
881 priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
882 else
883 priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
884
885 priv->band = band;
886
887 IWL_DEBUG_INFO("Staging channel set to %d [%d]\n", channel, band);
888
889 return 0;
890 }
891
892 /**
893 * iwl3945_check_rxon_cmd - validate RXON structure is valid
894 *
895 * NOTE: This is really only useful during development and can eventually
896 * be #ifdef'd out once the driver is stable and folks aren't actively
897 * making changes
898 */
899 static int iwl3945_check_rxon_cmd(struct iwl3945_rxon_cmd *rxon)
900 {
901 int error = 0;
902 int counter = 1;
903
904 if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
905 error |= le32_to_cpu(rxon->flags &
906 (RXON_FLG_TGJ_NARROW_BAND_MSK |
907 RXON_FLG_RADAR_DETECT_MSK));
908 if (error)
909 IWL_WARNING("check 24G fields %d | %d\n",
910 counter++, error);
911 } else {
912 error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
913 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
914 if (error)
915 IWL_WARNING("check 52 fields %d | %d\n",
916 counter++, error);
917 error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
918 if (error)
919 IWL_WARNING("check 52 CCK %d | %d\n",
920 counter++, error);
921 }
922 error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
923 if (error)
924 IWL_WARNING("check mac addr %d | %d\n", counter++, error);
925
926 /* make sure basic rates 6Mbps and 1Mbps are supported */
927 error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
928 ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
929 if (error)
930 IWL_WARNING("check basic rate %d | %d\n", counter++, error);
931
932 error |= (le16_to_cpu(rxon->assoc_id) > 2007);
933 if (error)
934 IWL_WARNING("check assoc id %d | %d\n", counter++, error);
935
936 error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
937 == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
938 if (error)
939 IWL_WARNING("check CCK and short slot %d | %d\n",
940 counter++, error);
941
942 error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
943 == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
944 if (error)
945 IWL_WARNING("check CCK & auto detect %d | %d\n",
946 counter++, error);
947
948 error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
949 RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
950 if (error)
951 IWL_WARNING("check TGG and auto detect %d | %d\n",
952 counter++, error);
953
954 if ((rxon->flags & RXON_FLG_DIS_DIV_MSK))
955 error |= ((rxon->flags & (RXON_FLG_ANT_B_MSK |
956 RXON_FLG_ANT_A_MSK)) == 0);
957 if (error)
958 IWL_WARNING("check antenna %d %d\n", counter++, error);
959
960 if (error)
961 IWL_WARNING("Tuning to channel %d\n",
962 le16_to_cpu(rxon->channel));
963
964 if (error) {
965 IWL_ERROR("Not a valid iwl3945_rxon_assoc_cmd field values\n");
966 return -1;
967 }
968 return 0;
969 }
970
971 /**
972 * iwl3945_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
973 * @priv: staging_rxon is compared to active_rxon
974 *
975 * If the RXON structure is changing enough to require a new tune,
976 * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
977 * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
978 */
979 static int iwl3945_full_rxon_required(struct iwl3945_priv *priv)
980 {
981
982 /* These items are only settable from the full RXON command */
983 if (!(priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ||
984 compare_ether_addr(priv->staging_rxon.bssid_addr,
985 priv->active_rxon.bssid_addr) ||
986 compare_ether_addr(priv->staging_rxon.node_addr,
987 priv->active_rxon.node_addr) ||
988 compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
989 priv->active_rxon.wlap_bssid_addr) ||
990 (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
991 (priv->staging_rxon.channel != priv->active_rxon.channel) ||
992 (priv->staging_rxon.air_propagation !=
993 priv->active_rxon.air_propagation) ||
994 (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
995 return 1;
996
997 /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
998 * be updated with the RXON_ASSOC command -- however only some
999 * flag transitions are allowed using RXON_ASSOC */
1000
1001 /* Check if we are not switching bands */
1002 if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
1003 (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
1004 return 1;
1005
1006 /* Check if we are switching association toggle */
1007 if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
1008 (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
1009 return 1;
1010
1011 return 0;
1012 }
1013
1014 static int iwl3945_send_rxon_assoc(struct iwl3945_priv *priv)
1015 {
1016 int rc = 0;
1017 struct iwl3945_rx_packet *res = NULL;
1018 struct iwl3945_rxon_assoc_cmd rxon_assoc;
1019 struct iwl3945_host_cmd cmd = {
1020 .id = REPLY_RXON_ASSOC,
1021 .len = sizeof(rxon_assoc),
1022 .meta.flags = CMD_WANT_SKB,
1023 .data = &rxon_assoc,
1024 };
1025 const struct iwl3945_rxon_cmd *rxon1 = &priv->staging_rxon;
1026 const struct iwl3945_rxon_cmd *rxon2 = &priv->active_rxon;
1027
1028 if ((rxon1->flags == rxon2->flags) &&
1029 (rxon1->filter_flags == rxon2->filter_flags) &&
1030 (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
1031 (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
1032 IWL_DEBUG_INFO("Using current RXON_ASSOC. Not resending.\n");
1033 return 0;
1034 }
1035
1036 rxon_assoc.flags = priv->staging_rxon.flags;
1037 rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
1038 rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
1039 rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
1040 rxon_assoc.reserved = 0;
1041
1042 rc = iwl3945_send_cmd_sync(priv, &cmd);
1043 if (rc)
1044 return rc;
1045
1046 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
1047 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
1048 IWL_ERROR("Bad return from REPLY_RXON_ASSOC command\n");
1049 rc = -EIO;
1050 }
1051
1052 priv->alloc_rxb_skb--;
1053 dev_kfree_skb_any(cmd.meta.u.skb);
1054
1055 return rc;
1056 }
1057
1058 /**
1059 * iwl3945_commit_rxon - commit staging_rxon to hardware
1060 *
1061 * The RXON command in staging_rxon is committed to the hardware and
1062 * the active_rxon structure is updated with the new data. This
1063 * function correctly transitions out of the RXON_ASSOC_MSK state if
1064 * a HW tune is required based on the RXON structure changes.
1065 */
1066 static int iwl3945_commit_rxon(struct iwl3945_priv *priv)
1067 {
1068 /* cast away the const for active_rxon in this function */
1069 struct iwl3945_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
1070 int rc = 0;
1071 DECLARE_MAC_BUF(mac);
1072
1073 if (!iwl3945_is_alive(priv))
1074 return -1;
1075
1076 /* always get timestamp with Rx frame */
1077 priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
1078
1079 /* select antenna */
1080 priv->staging_rxon.flags &=
1081 ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
1082 priv->staging_rxon.flags |= iwl3945_get_antenna_flags(priv);
1083
1084 rc = iwl3945_check_rxon_cmd(&priv->staging_rxon);
1085 if (rc) {
1086 IWL_ERROR("Invalid RXON configuration. Not committing.\n");
1087 return -EINVAL;
1088 }
1089
1090 /* If we don't need to send a full RXON, we can use
1091 * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
1092 * and other flags for the current radio configuration. */
1093 if (!iwl3945_full_rxon_required(priv)) {
1094 rc = iwl3945_send_rxon_assoc(priv);
1095 if (rc) {
1096 IWL_ERROR("Error setting RXON_ASSOC "
1097 "configuration (%d).\n", rc);
1098 return rc;
1099 }
1100
1101 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
1102
1103 return 0;
1104 }
1105
1106 /* If we are currently associated and the new config requires
1107 * an RXON_ASSOC and the new config wants the associated mask enabled,
1108 * we must clear the associated from the active configuration
1109 * before we apply the new config */
1110 if (iwl3945_is_associated(priv) &&
1111 (priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) {
1112 IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
1113 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1114
1115 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON,
1116 sizeof(struct iwl3945_rxon_cmd),
1117 &priv->active_rxon);
1118
1119 /* If the mask clearing failed then we set
1120 * active_rxon back to what it was previously */
1121 if (rc) {
1122 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
1123 IWL_ERROR("Error clearing ASSOC_MSK on current "
1124 "configuration (%d).\n", rc);
1125 return rc;
1126 }
1127 }
1128
1129 IWL_DEBUG_INFO("Sending RXON\n"
1130 "* with%s RXON_FILTER_ASSOC_MSK\n"
1131 "* channel = %d\n"
1132 "* bssid = %s\n",
1133 ((priv->staging_rxon.filter_flags &
1134 RXON_FILTER_ASSOC_MSK) ? "" : "out"),
1135 le16_to_cpu(priv->staging_rxon.channel),
1136 print_mac(mac, priv->staging_rxon.bssid_addr));
1137
1138 /* Apply the new configuration */
1139 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON,
1140 sizeof(struct iwl3945_rxon_cmd), &priv->staging_rxon);
1141 if (rc) {
1142 IWL_ERROR("Error setting new configuration (%d).\n", rc);
1143 return rc;
1144 }
1145
1146 memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
1147
1148 iwl3945_clear_stations_table(priv);
1149
1150 /* If we issue a new RXON command which required a tune then we must
1151 * send a new TXPOWER command or we won't be able to Tx any frames */
1152 rc = iwl3945_hw_reg_send_txpower(priv);
1153 if (rc) {
1154 IWL_ERROR("Error setting Tx power (%d).\n", rc);
1155 return rc;
1156 }
1157
1158 /* Add the broadcast address so we can send broadcast frames */
1159 if (iwl3945_add_station(priv, iwl3945_broadcast_addr, 0, 0) ==
1160 IWL_INVALID_STATION) {
1161 IWL_ERROR("Error adding BROADCAST address for transmit.\n");
1162 return -EIO;
1163 }
1164
1165 /* If we have set the ASSOC_MSK and we are in BSS mode then
1166 * add the IWL_AP_ID to the station rate table */
1167 if (iwl3945_is_associated(priv) &&
1168 (priv->iw_mode == IEEE80211_IF_TYPE_STA))
1169 if (iwl3945_add_station(priv, priv->active_rxon.bssid_addr, 1, 0)
1170 == IWL_INVALID_STATION) {
1171 IWL_ERROR("Error adding AP address for transmit.\n");
1172 return -EIO;
1173 }
1174
1175 /* Init the hardware's rate fallback order based on the band */
1176 rc = iwl3945_init_hw_rate_table(priv);
1177 if (rc) {
1178 IWL_ERROR("Error setting HW rate table: %02X\n", rc);
1179 return -EIO;
1180 }
1181
1182 return 0;
1183 }
1184
1185 static int iwl3945_send_bt_config(struct iwl3945_priv *priv)
1186 {
1187 struct iwl3945_bt_cmd bt_cmd = {
1188 .flags = 3,
1189 .lead_time = 0xAA,
1190 .max_kill = 1,
1191 .kill_ack_mask = 0,
1192 .kill_cts_mask = 0,
1193 };
1194
1195 return iwl3945_send_cmd_pdu(priv, REPLY_BT_CONFIG,
1196 sizeof(struct iwl3945_bt_cmd), &bt_cmd);
1197 }
1198
1199 static int iwl3945_send_scan_abort(struct iwl3945_priv *priv)
1200 {
1201 int rc = 0;
1202 struct iwl3945_rx_packet *res;
1203 struct iwl3945_host_cmd cmd = {
1204 .id = REPLY_SCAN_ABORT_CMD,
1205 .meta.flags = CMD_WANT_SKB,
1206 };
1207
1208 /* If there isn't a scan actively going on in the hardware
1209 * then we are in between scan bands and not actually
1210 * actively scanning, so don't send the abort command */
1211 if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
1212 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
1213 return 0;
1214 }
1215
1216 rc = iwl3945_send_cmd_sync(priv, &cmd);
1217 if (rc) {
1218 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
1219 return rc;
1220 }
1221
1222 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
1223 if (res->u.status != CAN_ABORT_STATUS) {
1224 /* The scan abort will return 1 for success or
1225 * 2 for "failure". A failure condition can be
1226 * due to simply not being in an active scan which
1227 * can occur if we send the scan abort before we
1228 * the microcode has notified us that a scan is
1229 * completed. */
1230 IWL_DEBUG_INFO("SCAN_ABORT returned %d.\n", res->u.status);
1231 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
1232 clear_bit(STATUS_SCAN_HW, &priv->status);
1233 }
1234
1235 dev_kfree_skb_any(cmd.meta.u.skb);
1236
1237 return rc;
1238 }
1239
1240 static int iwl3945_card_state_sync_callback(struct iwl3945_priv *priv,
1241 struct iwl3945_cmd *cmd,
1242 struct sk_buff *skb)
1243 {
1244 return 1;
1245 }
1246
1247 /*
1248 * CARD_STATE_CMD
1249 *
1250 * Use: Sets the device's internal card state to enable, disable, or halt
1251 *
1252 * When in the 'enable' state the card operates as normal.
1253 * When in the 'disable' state, the card enters into a low power mode.
1254 * When in the 'halt' state, the card is shut down and must be fully
1255 * restarted to come back on.
1256 */
1257 static int iwl3945_send_card_state(struct iwl3945_priv *priv, u32 flags, u8 meta_flag)
1258 {
1259 struct iwl3945_host_cmd cmd = {
1260 .id = REPLY_CARD_STATE_CMD,
1261 .len = sizeof(u32),
1262 .data = &flags,
1263 .meta.flags = meta_flag,
1264 };
1265
1266 if (meta_flag & CMD_ASYNC)
1267 cmd.meta.u.callback = iwl3945_card_state_sync_callback;
1268
1269 return iwl3945_send_cmd(priv, &cmd);
1270 }
1271
1272 static int iwl3945_add_sta_sync_callback(struct iwl3945_priv *priv,
1273 struct iwl3945_cmd *cmd, struct sk_buff *skb)
1274 {
1275 struct iwl3945_rx_packet *res = NULL;
1276
1277 if (!skb) {
1278 IWL_ERROR("Error: Response NULL in REPLY_ADD_STA.\n");
1279 return 1;
1280 }
1281
1282 res = (struct iwl3945_rx_packet *)skb->data;
1283 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
1284 IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
1285 res->hdr.flags);
1286 return 1;
1287 }
1288
1289 switch (res->u.add_sta.status) {
1290 case ADD_STA_SUCCESS_MSK:
1291 break;
1292 default:
1293 break;
1294 }
1295
1296 /* We didn't cache the SKB; let the caller free it */
1297 return 1;
1298 }
1299
1300 int iwl3945_send_add_station(struct iwl3945_priv *priv,
1301 struct iwl3945_addsta_cmd *sta, u8 flags)
1302 {
1303 struct iwl3945_rx_packet *res = NULL;
1304 int rc = 0;
1305 struct iwl3945_host_cmd cmd = {
1306 .id = REPLY_ADD_STA,
1307 .len = sizeof(struct iwl3945_addsta_cmd),
1308 .meta.flags = flags,
1309 .data = sta,
1310 };
1311
1312 if (flags & CMD_ASYNC)
1313 cmd.meta.u.callback = iwl3945_add_sta_sync_callback;
1314 else
1315 cmd.meta.flags |= CMD_WANT_SKB;
1316
1317 rc = iwl3945_send_cmd(priv, &cmd);
1318
1319 if (rc || (flags & CMD_ASYNC))
1320 return rc;
1321
1322 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
1323 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
1324 IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
1325 res->hdr.flags);
1326 rc = -EIO;
1327 }
1328
1329 if (rc == 0) {
1330 switch (res->u.add_sta.status) {
1331 case ADD_STA_SUCCESS_MSK:
1332 IWL_DEBUG_INFO("REPLY_ADD_STA PASSED\n");
1333 break;
1334 default:
1335 rc = -EIO;
1336 IWL_WARNING("REPLY_ADD_STA failed\n");
1337 break;
1338 }
1339 }
1340
1341 priv->alloc_rxb_skb--;
1342 dev_kfree_skb_any(cmd.meta.u.skb);
1343
1344 return rc;
1345 }
1346
1347 static int iwl3945_update_sta_key_info(struct iwl3945_priv *priv,
1348 struct ieee80211_key_conf *keyconf,
1349 u8 sta_id)
1350 {
1351 unsigned long flags;
1352 __le16 key_flags = 0;
1353
1354 switch (keyconf->alg) {
1355 case ALG_CCMP:
1356 key_flags |= STA_KEY_FLG_CCMP;
1357 key_flags |= cpu_to_le16(
1358 keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
1359 key_flags &= ~STA_KEY_FLG_INVALID;
1360 break;
1361 case ALG_TKIP:
1362 case ALG_WEP:
1363 default:
1364 return -EINVAL;
1365 }
1366 spin_lock_irqsave(&priv->sta_lock, flags);
1367 priv->stations[sta_id].keyinfo.alg = keyconf->alg;
1368 priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
1369 memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
1370 keyconf->keylen);
1371
1372 memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
1373 keyconf->keylen);
1374 priv->stations[sta_id].sta.key.key_flags = key_flags;
1375 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
1376 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
1377
1378 spin_unlock_irqrestore(&priv->sta_lock, flags);
1379
1380 IWL_DEBUG_INFO("hwcrypto: modify ucode station key info\n");
1381 iwl3945_send_add_station(priv, &priv->stations[sta_id].sta, 0);
1382 return 0;
1383 }
1384
1385 static int iwl3945_clear_sta_key_info(struct iwl3945_priv *priv, u8 sta_id)
1386 {
1387 unsigned long flags;
1388
1389 spin_lock_irqsave(&priv->sta_lock, flags);
1390 memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl3945_hw_key));
1391 memset(&priv->stations[sta_id].sta.key, 0, sizeof(struct iwl3945_keyinfo));
1392 priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
1393 priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
1394 priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
1395 spin_unlock_irqrestore(&priv->sta_lock, flags);
1396
1397 IWL_DEBUG_INFO("hwcrypto: clear ucode station key info\n");
1398 iwl3945_send_add_station(priv, &priv->stations[sta_id].sta, 0);
1399 return 0;
1400 }
1401
1402 static void iwl3945_clear_free_frames(struct iwl3945_priv *priv)
1403 {
1404 struct list_head *element;
1405
1406 IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
1407 priv->frames_count);
1408
1409 while (!list_empty(&priv->free_frames)) {
1410 element = priv->free_frames.next;
1411 list_del(element);
1412 kfree(list_entry(element, struct iwl3945_frame, list));
1413 priv->frames_count--;
1414 }
1415
1416 if (priv->frames_count) {
1417 IWL_WARNING("%d frames still in use. Did we lose one?\n",
1418 priv->frames_count);
1419 priv->frames_count = 0;
1420 }
1421 }
1422
1423 static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl3945_priv *priv)
1424 {
1425 struct iwl3945_frame *frame;
1426 struct list_head *element;
1427 if (list_empty(&priv->free_frames)) {
1428 frame = kzalloc(sizeof(*frame), GFP_KERNEL);
1429 if (!frame) {
1430 IWL_ERROR("Could not allocate frame!\n");
1431 return NULL;
1432 }
1433
1434 priv->frames_count++;
1435 return frame;
1436 }
1437
1438 element = priv->free_frames.next;
1439 list_del(element);
1440 return list_entry(element, struct iwl3945_frame, list);
1441 }
1442
1443 static void iwl3945_free_frame(struct iwl3945_priv *priv, struct iwl3945_frame *frame)
1444 {
1445 memset(frame, 0, sizeof(*frame));
1446 list_add(&frame->list, &priv->free_frames);
1447 }
1448
1449 unsigned int iwl3945_fill_beacon_frame(struct iwl3945_priv *priv,
1450 struct ieee80211_hdr *hdr,
1451 const u8 *dest, int left)
1452 {
1453
1454 if (!iwl3945_is_associated(priv) || !priv->ibss_beacon ||
1455 ((priv->iw_mode != IEEE80211_IF_TYPE_IBSS) &&
1456 (priv->iw_mode != IEEE80211_IF_TYPE_AP)))
1457 return 0;
1458
1459 if (priv->ibss_beacon->len > left)
1460 return 0;
1461
1462 memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
1463
1464 return priv->ibss_beacon->len;
1465 }
1466
1467 static u8 iwl3945_rate_get_lowest_plcp(int rate_mask)
1468 {
1469 u8 i;
1470
1471 for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
1472 i = iwl3945_rates[i].next_ieee) {
1473 if (rate_mask & (1 << i))
1474 return iwl3945_rates[i].plcp;
1475 }
1476
1477 return IWL_RATE_INVALID;
1478 }
1479
1480 static int iwl3945_send_beacon_cmd(struct iwl3945_priv *priv)
1481 {
1482 struct iwl3945_frame *frame;
1483 unsigned int frame_size;
1484 int rc;
1485 u8 rate;
1486
1487 frame = iwl3945_get_free_frame(priv);
1488
1489 if (!frame) {
1490 IWL_ERROR("Could not obtain free frame buffer for beacon "
1491 "command.\n");
1492 return -ENOMEM;
1493 }
1494
1495 if (!(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)) {
1496 rate = iwl3945_rate_get_lowest_plcp(priv->active_rate_basic &
1497 0xFF0);
1498 if (rate == IWL_INVALID_RATE)
1499 rate = IWL_RATE_6M_PLCP;
1500 } else {
1501 rate = iwl3945_rate_get_lowest_plcp(priv->active_rate_basic & 0xF);
1502 if (rate == IWL_INVALID_RATE)
1503 rate = IWL_RATE_1M_PLCP;
1504 }
1505
1506 frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
1507
1508 rc = iwl3945_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
1509 &frame->u.cmd[0]);
1510
1511 iwl3945_free_frame(priv, frame);
1512
1513 return rc;
1514 }
1515
1516 /******************************************************************************
1517 *
1518 * EEPROM related functions
1519 *
1520 ******************************************************************************/
1521
1522 static void get_eeprom_mac(struct iwl3945_priv *priv, u8 *mac)
1523 {
1524 memcpy(mac, priv->eeprom.mac_address, 6);
1525 }
1526
1527 /*
1528 * Clear the OWNER_MSK, to establish driver (instead of uCode running on
1529 * embedded controller) as EEPROM reader; each read is a series of pulses
1530 * to/from the EEPROM chip, not a single event, so even reads could conflict
1531 * if they weren't arbitrated by some ownership mechanism. Here, the driver
1532 * simply claims ownership, which should be safe when this function is called
1533 * (i.e. before loading uCode!).
1534 */
1535 static inline int iwl3945_eeprom_acquire_semaphore(struct iwl3945_priv *priv)
1536 {
1537 _iwl3945_clear_bit(priv, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
1538 return 0;
1539 }
1540
1541 /**
1542 * iwl3945_eeprom_init - read EEPROM contents
1543 *
1544 * Load the EEPROM contents from adapter into priv->eeprom
1545 *
1546 * NOTE: This routine uses the non-debug IO access functions.
1547 */
1548 int iwl3945_eeprom_init(struct iwl3945_priv *priv)
1549 {
1550 u16 *e = (u16 *)&priv->eeprom;
1551 u32 gp = iwl3945_read32(priv, CSR_EEPROM_GP);
1552 u32 r;
1553 int sz = sizeof(priv->eeprom);
1554 int rc;
1555 int i;
1556 u16 addr;
1557
1558 /* The EEPROM structure has several padding buffers within it
1559 * and when adding new EEPROM maps is subject to programmer errors
1560 * which may be very difficult to identify without explicitly
1561 * checking the resulting size of the eeprom map. */
1562 BUILD_BUG_ON(sizeof(priv->eeprom) != IWL_EEPROM_IMAGE_SIZE);
1563
1564 if ((gp & CSR_EEPROM_GP_VALID_MSK) == CSR_EEPROM_GP_BAD_SIGNATURE) {
1565 IWL_ERROR("EEPROM not found, EEPROM_GP=0x%08x", gp);
1566 return -ENOENT;
1567 }
1568
1569 /* Make sure driver (instead of uCode) is allowed to read EEPROM */
1570 rc = iwl3945_eeprom_acquire_semaphore(priv);
1571 if (rc < 0) {
1572 IWL_ERROR("Failed to acquire EEPROM semaphore.\n");
1573 return -ENOENT;
1574 }
1575
1576 /* eeprom is an array of 16bit values */
1577 for (addr = 0; addr < sz; addr += sizeof(u16)) {
1578 _iwl3945_write32(priv, CSR_EEPROM_REG, addr << 1);
1579 _iwl3945_clear_bit(priv, CSR_EEPROM_REG, CSR_EEPROM_REG_BIT_CMD);
1580
1581 for (i = 0; i < IWL_EEPROM_ACCESS_TIMEOUT;
1582 i += IWL_EEPROM_ACCESS_DELAY) {
1583 r = _iwl3945_read_direct32(priv, CSR_EEPROM_REG);
1584 if (r & CSR_EEPROM_REG_READ_VALID_MSK)
1585 break;
1586 udelay(IWL_EEPROM_ACCESS_DELAY);
1587 }
1588
1589 if (!(r & CSR_EEPROM_REG_READ_VALID_MSK)) {
1590 IWL_ERROR("Time out reading EEPROM[%d]", addr);
1591 return -ETIMEDOUT;
1592 }
1593 e[addr / 2] = le16_to_cpu((__force __le16)(r >> 16));
1594 }
1595
1596 return 0;
1597 }
1598
1599 static void iwl3945_unset_hw_setting(struct iwl3945_priv *priv)
1600 {
1601 if (priv->hw_setting.shared_virt)
1602 pci_free_consistent(priv->pci_dev,
1603 sizeof(struct iwl3945_shared),
1604 priv->hw_setting.shared_virt,
1605 priv->hw_setting.shared_phys);
1606 }
1607
1608 /**
1609 * iwl3945_supported_rate_to_ie - fill in the supported rate in IE field
1610 *
1611 * return : set the bit for each supported rate insert in ie
1612 */
1613 static u16 iwl3945_supported_rate_to_ie(u8 *ie, u16 supported_rate,
1614 u16 basic_rate, int *left)
1615 {
1616 u16 ret_rates = 0, bit;
1617 int i;
1618 u8 *cnt = ie;
1619 u8 *rates = ie + 1;
1620
1621 for (bit = 1, i = 0; i < IWL_RATE_COUNT; i++, bit <<= 1) {
1622 if (bit & supported_rate) {
1623 ret_rates |= bit;
1624 rates[*cnt] = iwl3945_rates[i].ieee |
1625 ((bit & basic_rate) ? 0x80 : 0x00);
1626 (*cnt)++;
1627 (*left)--;
1628 if ((*left <= 0) ||
1629 (*cnt >= IWL_SUPPORTED_RATES_IE_LEN))
1630 break;
1631 }
1632 }
1633
1634 return ret_rates;
1635 }
1636
1637 /**
1638 * iwl3945_fill_probe_req - fill in all required fields and IE for probe request
1639 */
1640 static u16 iwl3945_fill_probe_req(struct iwl3945_priv *priv,
1641 struct ieee80211_mgmt *frame,
1642 int left, int is_direct)
1643 {
1644 int len = 0;
1645 u8 *pos = NULL;
1646 u16 active_rates, ret_rates, cck_rates;
1647
1648 /* Make sure there is enough space for the probe request,
1649 * two mandatory IEs and the data */
1650 left -= 24;
1651 if (left < 0)
1652 return 0;
1653 len += 24;
1654
1655 frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ);
1656 memcpy(frame->da, iwl3945_broadcast_addr, ETH_ALEN);
1657 memcpy(frame->sa, priv->mac_addr, ETH_ALEN);
1658 memcpy(frame->bssid, iwl3945_broadcast_addr, ETH_ALEN);
1659 frame->seq_ctrl = 0;
1660
1661 /* fill in our indirect SSID IE */
1662 /* ...next IE... */
1663
1664 left -= 2;
1665 if (left < 0)
1666 return 0;
1667 len += 2;
1668 pos = &(frame->u.probe_req.variable[0]);
1669 *pos++ = WLAN_EID_SSID;
1670 *pos++ = 0;
1671
1672 /* fill in our direct SSID IE... */
1673 if (is_direct) {
1674 /* ...next IE... */
1675 left -= 2 + priv->essid_len;
1676 if (left < 0)
1677 return 0;
1678 /* ... fill it in... */
1679 *pos++ = WLAN_EID_SSID;
1680 *pos++ = priv->essid_len;
1681 memcpy(pos, priv->essid, priv->essid_len);
1682 pos += priv->essid_len;
1683 len += 2 + priv->essid_len;
1684 }
1685
1686 /* fill in supported rate */
1687 /* ...next IE... */
1688 left -= 2;
1689 if (left < 0)
1690 return 0;
1691
1692 /* ... fill it in... */
1693 *pos++ = WLAN_EID_SUPP_RATES;
1694 *pos = 0;
1695
1696 priv->active_rate = priv->rates_mask;
1697 active_rates = priv->active_rate;
1698 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
1699
1700 cck_rates = IWL_CCK_RATES_MASK & active_rates;
1701 ret_rates = iwl3945_supported_rate_to_ie(pos, cck_rates,
1702 priv->active_rate_basic, &left);
1703 active_rates &= ~ret_rates;
1704
1705 ret_rates = iwl3945_supported_rate_to_ie(pos, active_rates,
1706 priv->active_rate_basic, &left);
1707 active_rates &= ~ret_rates;
1708
1709 len += 2 + *pos;
1710 pos += (*pos) + 1;
1711 if (active_rates == 0)
1712 goto fill_end;
1713
1714 /* fill in supported extended rate */
1715 /* ...next IE... */
1716 left -= 2;
1717 if (left < 0)
1718 return 0;
1719 /* ... fill it in... */
1720 *pos++ = WLAN_EID_EXT_SUPP_RATES;
1721 *pos = 0;
1722 iwl3945_supported_rate_to_ie(pos, active_rates,
1723 priv->active_rate_basic, &left);
1724 if (*pos > 0)
1725 len += 2 + *pos;
1726
1727 fill_end:
1728 return (u16)len;
1729 }
1730
1731 /*
1732 * QoS support
1733 */
1734 static int iwl3945_send_qos_params_command(struct iwl3945_priv *priv,
1735 struct iwl3945_qosparam_cmd *qos)
1736 {
1737
1738 return iwl3945_send_cmd_pdu(priv, REPLY_QOS_PARAM,
1739 sizeof(struct iwl3945_qosparam_cmd), qos);
1740 }
1741
1742 static void iwl3945_reset_qos(struct iwl3945_priv *priv)
1743 {
1744 u16 cw_min = 15;
1745 u16 cw_max = 1023;
1746 u8 aifs = 2;
1747 u8 is_legacy = 0;
1748 unsigned long flags;
1749 int i;
1750
1751 spin_lock_irqsave(&priv->lock, flags);
1752 priv->qos_data.qos_active = 0;
1753
1754 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) {
1755 if (priv->qos_data.qos_enable)
1756 priv->qos_data.qos_active = 1;
1757 if (!(priv->active_rate & 0xfff0)) {
1758 cw_min = 31;
1759 is_legacy = 1;
1760 }
1761 } else if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
1762 if (priv->qos_data.qos_enable)
1763 priv->qos_data.qos_active = 1;
1764 } else if (!(priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK)) {
1765 cw_min = 31;
1766 is_legacy = 1;
1767 }
1768
1769 if (priv->qos_data.qos_active)
1770 aifs = 3;
1771
1772 priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
1773 priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
1774 priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
1775 priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
1776 priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
1777
1778 if (priv->qos_data.qos_active) {
1779 i = 1;
1780 priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
1781 priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
1782 priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
1783 priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
1784 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1785
1786 i = 2;
1787 priv->qos_data.def_qos_parm.ac[i].cw_min =
1788 cpu_to_le16((cw_min + 1) / 2 - 1);
1789 priv->qos_data.def_qos_parm.ac[i].cw_max =
1790 cpu_to_le16(cw_max);
1791 priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
1792 if (is_legacy)
1793 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1794 cpu_to_le16(6016);
1795 else
1796 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1797 cpu_to_le16(3008);
1798 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1799
1800 i = 3;
1801 priv->qos_data.def_qos_parm.ac[i].cw_min =
1802 cpu_to_le16((cw_min + 1) / 4 - 1);
1803 priv->qos_data.def_qos_parm.ac[i].cw_max =
1804 cpu_to_le16((cw_max + 1) / 2 - 1);
1805 priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
1806 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1807 if (is_legacy)
1808 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1809 cpu_to_le16(3264);
1810 else
1811 priv->qos_data.def_qos_parm.ac[i].edca_txop =
1812 cpu_to_le16(1504);
1813 } else {
1814 for (i = 1; i < 4; i++) {
1815 priv->qos_data.def_qos_parm.ac[i].cw_min =
1816 cpu_to_le16(cw_min);
1817 priv->qos_data.def_qos_parm.ac[i].cw_max =
1818 cpu_to_le16(cw_max);
1819 priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
1820 priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
1821 priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
1822 }
1823 }
1824 IWL_DEBUG_QOS("set QoS to default \n");
1825
1826 spin_unlock_irqrestore(&priv->lock, flags);
1827 }
1828
1829 static void iwl3945_activate_qos(struct iwl3945_priv *priv, u8 force)
1830 {
1831 unsigned long flags;
1832
1833 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1834 return;
1835
1836 if (!priv->qos_data.qos_enable)
1837 return;
1838
1839 spin_lock_irqsave(&priv->lock, flags);
1840 priv->qos_data.def_qos_parm.qos_flags = 0;
1841
1842 if (priv->qos_data.qos_cap.q_AP.queue_request &&
1843 !priv->qos_data.qos_cap.q_AP.txop_request)
1844 priv->qos_data.def_qos_parm.qos_flags |=
1845 QOS_PARAM_FLG_TXOP_TYPE_MSK;
1846
1847 if (priv->qos_data.qos_active)
1848 priv->qos_data.def_qos_parm.qos_flags |=
1849 QOS_PARAM_FLG_UPDATE_EDCA_MSK;
1850
1851 spin_unlock_irqrestore(&priv->lock, flags);
1852
1853 if (force || iwl3945_is_associated(priv)) {
1854 IWL_DEBUG_QOS("send QoS cmd with Qos active %d \n",
1855 priv->qos_data.qos_active);
1856
1857 iwl3945_send_qos_params_command(priv,
1858 &(priv->qos_data.def_qos_parm));
1859 }
1860 }
1861
1862 /*
1863 * Power management (not Tx power!) functions
1864 */
1865 #define MSEC_TO_USEC 1024
1866
1867 #define NOSLP __constant_cpu_to_le32(0)
1868 #define SLP IWL_POWER_DRIVER_ALLOW_SLEEP_MSK
1869 #define SLP_TIMEOUT(T) __constant_cpu_to_le32((T) * MSEC_TO_USEC)
1870 #define SLP_VEC(X0, X1, X2, X3, X4) {__constant_cpu_to_le32(X0), \
1871 __constant_cpu_to_le32(X1), \
1872 __constant_cpu_to_le32(X2), \
1873 __constant_cpu_to_le32(X3), \
1874 __constant_cpu_to_le32(X4)}
1875
1876
1877 /* default power management (not Tx power) table values */
1878 /* for tim 0-10 */
1879 static struct iwl3945_power_vec_entry range_0[IWL_POWER_AC] = {
1880 {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
1881 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500), SLP_VEC(1, 2, 3, 4, 4)}, 0},
1882 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300), SLP_VEC(2, 4, 6, 7, 7)}, 0},
1883 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100), SLP_VEC(2, 6, 9, 9, 10)}, 0},
1884 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 10)}, 1},
1885 {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25), SLP_VEC(4, 7, 10, 10, 10)}, 1}
1886 };
1887
1888 /* for tim > 10 */
1889 static struct iwl3945_power_vec_entry range_1[IWL_POWER_AC] = {
1890 {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
1891 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500),
1892 SLP_VEC(1, 2, 3, 4, 0xFF)}, 0},
1893 {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300),
1894 SLP_VEC(2, 4, 6, 7, 0xFF)}, 0},
1895 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100),
1896 SLP_VEC(2, 6, 9, 9, 0xFF)}, 0},
1897 {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 0xFF)}, 0},
1898 {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25),
1899 SLP_VEC(4, 7, 10, 10, 0xFF)}, 0}
1900 };
1901
1902 int iwl3945_power_init_handle(struct iwl3945_priv *priv)
1903 {
1904 int rc = 0, i;
1905 struct iwl3945_power_mgr *pow_data;
1906 int size = sizeof(struct iwl3945_power_vec_entry) * IWL_POWER_AC;
1907 u16 pci_pm;
1908
1909 IWL_DEBUG_POWER("Initialize power \n");
1910
1911 pow_data = &(priv->power_data);
1912
1913 memset(pow_data, 0, sizeof(*pow_data));
1914
1915 pow_data->active_index = IWL_POWER_RANGE_0;
1916 pow_data->dtim_val = 0xffff;
1917
1918 memcpy(&pow_data->pwr_range_0[0], &range_0[0], size);
1919 memcpy(&pow_data->pwr_range_1[0], &range_1[0], size);
1920
1921 rc = pci_read_config_word(priv->pci_dev, PCI_LINK_CTRL, &pci_pm);
1922 if (rc != 0)
1923 return 0;
1924 else {
1925 struct iwl3945_powertable_cmd *cmd;
1926
1927 IWL_DEBUG_POWER("adjust power command flags\n");
1928
1929 for (i = 0; i < IWL_POWER_AC; i++) {
1930 cmd = &pow_data->pwr_range_0[i].cmd;
1931
1932 if (pci_pm & 0x1)
1933 cmd->flags &= ~IWL_POWER_PCI_PM_MSK;
1934 else
1935 cmd->flags |= IWL_POWER_PCI_PM_MSK;
1936 }
1937 }
1938 return rc;
1939 }
1940
1941 static int iwl3945_update_power_cmd(struct iwl3945_priv *priv,
1942 struct iwl3945_powertable_cmd *cmd, u32 mode)
1943 {
1944 int rc = 0, i;
1945 u8 skip;
1946 u32 max_sleep = 0;
1947 struct iwl3945_power_vec_entry *range;
1948 u8 period = 0;
1949 struct iwl3945_power_mgr *pow_data;
1950
1951 if (mode > IWL_POWER_INDEX_5) {
1952 IWL_DEBUG_POWER("Error invalid power mode \n");
1953 return -1;
1954 }
1955 pow_data = &(priv->power_data);
1956
1957 if (pow_data->active_index == IWL_POWER_RANGE_0)
1958 range = &pow_data->pwr_range_0[0];
1959 else
1960 range = &pow_data->pwr_range_1[1];
1961
1962 memcpy(cmd, &range[mode].cmd, sizeof(struct iwl3945_powertable_cmd));
1963
1964 #ifdef IWL_MAC80211_DISABLE
1965 if (priv->assoc_network != NULL) {
1966 unsigned long flags;
1967
1968 period = priv->assoc_network->tim.tim_period;
1969 }
1970 #endif /*IWL_MAC80211_DISABLE */
1971 skip = range[mode].no_dtim;
1972
1973 if (period == 0) {
1974 period = 1;
1975 skip = 0;
1976 }
1977
1978 if (skip == 0) {
1979 max_sleep = period;
1980 cmd->flags &= ~IWL_POWER_SLEEP_OVER_DTIM_MSK;
1981 } else {
1982 __le32 slp_itrvl = cmd->sleep_interval[IWL_POWER_VEC_SIZE - 1];
1983 max_sleep = (le32_to_cpu(slp_itrvl) / period) * period;
1984 cmd->flags |= IWL_POWER_SLEEP_OVER_DTIM_MSK;
1985 }
1986
1987 for (i = 0; i < IWL_POWER_VEC_SIZE; i++) {
1988 if (le32_to_cpu(cmd->sleep_interval[i]) > max_sleep)
1989 cmd->sleep_interval[i] = cpu_to_le32(max_sleep);
1990 }
1991
1992 IWL_DEBUG_POWER("Flags value = 0x%08X\n", cmd->flags);
1993 IWL_DEBUG_POWER("Tx timeout = %u\n", le32_to_cpu(cmd->tx_data_timeout));
1994 IWL_DEBUG_POWER("Rx timeout = %u\n", le32_to_cpu(cmd->rx_data_timeout));
1995 IWL_DEBUG_POWER("Sleep interval vector = { %d , %d , %d , %d , %d }\n",
1996 le32_to_cpu(cmd->sleep_interval[0]),
1997 le32_to_cpu(cmd->sleep_interval[1]),
1998 le32_to_cpu(cmd->sleep_interval[2]),
1999 le32_to_cpu(cmd->sleep_interval[3]),
2000 le32_to_cpu(cmd->sleep_interval[4]));
2001
2002 return rc;
2003 }
2004
2005 static int iwl3945_send_power_mode(struct iwl3945_priv *priv, u32 mode)
2006 {
2007 u32 uninitialized_var(final_mode);
2008 int rc;
2009 struct iwl3945_powertable_cmd cmd;
2010
2011 /* If on battery, set to 3,
2012 * if plugged into AC power, set to CAM ("continuously aware mode"),
2013 * else user level */
2014 switch (mode) {
2015 case IWL_POWER_BATTERY:
2016 final_mode = IWL_POWER_INDEX_3;
2017 break;
2018 case IWL_POWER_AC:
2019 final_mode = IWL_POWER_MODE_CAM;
2020 break;
2021 default:
2022 final_mode = mode;
2023 break;
2024 }
2025
2026 iwl3945_update_power_cmd(priv, &cmd, final_mode);
2027
2028 rc = iwl3945_send_cmd_pdu(priv, POWER_TABLE_CMD, sizeof(cmd), &cmd);
2029
2030 if (final_mode == IWL_POWER_MODE_CAM)
2031 clear_bit(STATUS_POWER_PMI, &priv->status);
2032 else
2033 set_bit(STATUS_POWER_PMI, &priv->status);
2034
2035 return rc;
2036 }
2037
2038 int iwl3945_is_network_packet(struct iwl3945_priv *priv, struct ieee80211_hdr *header)
2039 {
2040 /* Filter incoming packets to determine if they are targeted toward
2041 * this network, discarding packets coming from ourselves */
2042 switch (priv->iw_mode) {
2043 case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */
2044 /* packets from our adapter are dropped (echo) */
2045 if (!compare_ether_addr(header->addr2, priv->mac_addr))
2046 return 0;
2047 /* {broad,multi}cast packets to our IBSS go through */
2048 if (is_multicast_ether_addr(header->addr1))
2049 return !compare_ether_addr(header->addr3, priv->bssid);
2050 /* packets to our adapter go through */
2051 return !compare_ether_addr(header->addr1, priv->mac_addr);
2052 case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */
2053 /* packets from our adapter are dropped (echo) */
2054 if (!compare_ether_addr(header->addr3, priv->mac_addr))
2055 return 0;
2056 /* {broad,multi}cast packets to our BSS go through */
2057 if (is_multicast_ether_addr(header->addr1))
2058 return !compare_ether_addr(header->addr2, priv->bssid);
2059 /* packets to our adapter go through */
2060 return !compare_ether_addr(header->addr1, priv->mac_addr);
2061 default:
2062 return 1;
2063 }
2064
2065 return 1;
2066 }
2067
2068 /**
2069 * iwl3945_scan_cancel - Cancel any currently executing HW scan
2070 *
2071 * NOTE: priv->mutex is not required before calling this function
2072 */
2073 static int iwl3945_scan_cancel(struct iwl3945_priv *priv)
2074 {
2075 if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
2076 clear_bit(STATUS_SCANNING, &priv->status);
2077 return 0;
2078 }
2079
2080 if (test_bit(STATUS_SCANNING, &priv->status)) {
2081 if (!test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2082 IWL_DEBUG_SCAN("Queuing scan abort.\n");
2083 set_bit(STATUS_SCAN_ABORTING, &priv->status);
2084 queue_work(priv->workqueue, &priv->abort_scan);
2085
2086 } else
2087 IWL_DEBUG_SCAN("Scan abort already in progress.\n");
2088
2089 return test_bit(STATUS_SCANNING, &priv->status);
2090 }
2091
2092 return 0;
2093 }
2094
2095 /**
2096 * iwl3945_scan_cancel_timeout - Cancel any currently executing HW scan
2097 * @ms: amount of time to wait (in milliseconds) for scan to abort
2098 *
2099 * NOTE: priv->mutex must be held before calling this function
2100 */
2101 static int iwl3945_scan_cancel_timeout(struct iwl3945_priv *priv, unsigned long ms)
2102 {
2103 unsigned long now = jiffies;
2104 int ret;
2105
2106 ret = iwl3945_scan_cancel(priv);
2107 if (ret && ms) {
2108 mutex_unlock(&priv->mutex);
2109 while (!time_after(jiffies, now + msecs_to_jiffies(ms)) &&
2110 test_bit(STATUS_SCANNING, &priv->status))
2111 msleep(1);
2112 mutex_lock(&priv->mutex);
2113
2114 return test_bit(STATUS_SCANNING, &priv->status);
2115 }
2116
2117 return ret;
2118 }
2119
2120 static void iwl3945_sequence_reset(struct iwl3945_priv *priv)
2121 {
2122 /* Reset ieee stats */
2123
2124 /* We don't reset the net_device_stats (ieee->stats) on
2125 * re-association */
2126
2127 priv->last_seq_num = -1;
2128 priv->last_frag_num = -1;
2129 priv->last_packet_time = 0;
2130
2131 iwl3945_scan_cancel(priv);
2132 }
2133
2134 #define MAX_UCODE_BEACON_INTERVAL 1024
2135 #define INTEL_CONN_LISTEN_INTERVAL __constant_cpu_to_le16(0xA)
2136
2137 static __le16 iwl3945_adjust_beacon_interval(u16 beacon_val)
2138 {
2139 u16 new_val = 0;
2140 u16 beacon_factor = 0;
2141
2142 beacon_factor =
2143 (beacon_val + MAX_UCODE_BEACON_INTERVAL)
2144 / MAX_UCODE_BEACON_INTERVAL;
2145 new_val = beacon_val / beacon_factor;
2146
2147 return cpu_to_le16(new_val);
2148 }
2149
2150 static void iwl3945_setup_rxon_timing(struct iwl3945_priv *priv)
2151 {
2152 u64 interval_tm_unit;
2153 u64 tsf, result;
2154 unsigned long flags;
2155 struct ieee80211_conf *conf = NULL;
2156 u16 beacon_int = 0;
2157
2158 conf = ieee80211_get_hw_conf(priv->hw);
2159
2160 spin_lock_irqsave(&priv->lock, flags);
2161 priv->rxon_timing.timestamp.dw[1] = cpu_to_le32(priv->timestamp1);
2162 priv->rxon_timing.timestamp.dw[0] = cpu_to_le32(priv->timestamp0);
2163
2164 priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
2165
2166 tsf = priv->timestamp1;
2167 tsf = ((tsf << 32) | priv->timestamp0);
2168
2169 beacon_int = priv->beacon_int;
2170 spin_unlock_irqrestore(&priv->lock, flags);
2171
2172 if (priv->iw_mode == IEEE80211_IF_TYPE_STA) {
2173 if (beacon_int == 0) {
2174 priv->rxon_timing.beacon_interval = cpu_to_le16(100);
2175 priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
2176 } else {
2177 priv->rxon_timing.beacon_interval =
2178 cpu_to_le16(beacon_int);
2179 priv->rxon_timing.beacon_interval =
2180 iwl3945_adjust_beacon_interval(
2181 le16_to_cpu(priv->rxon_timing.beacon_interval));
2182 }
2183
2184 priv->rxon_timing.atim_window = 0;
2185 } else {
2186 priv->rxon_timing.beacon_interval =
2187 iwl3945_adjust_beacon_interval(conf->beacon_int);
2188 /* TODO: we need to get atim_window from upper stack
2189 * for now we set to 0 */
2190 priv->rxon_timing.atim_window = 0;
2191 }
2192
2193 interval_tm_unit =
2194 (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
2195 result = do_div(tsf, interval_tm_unit);
2196 priv->rxon_timing.beacon_init_val =
2197 cpu_to_le32((u32) ((u64) interval_tm_unit - result));
2198
2199 IWL_DEBUG_ASSOC
2200 ("beacon interval %d beacon timer %d beacon tim %d\n",
2201 le16_to_cpu(priv->rxon_timing.beacon_interval),
2202 le32_to_cpu(priv->rxon_timing.beacon_init_val),
2203 le16_to_cpu(priv->rxon_timing.atim_window));
2204 }
2205
2206 static int iwl3945_scan_initiate(struct iwl3945_priv *priv)
2207 {
2208 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
2209 IWL_ERROR("APs don't scan.\n");
2210 return 0;
2211 }
2212
2213 if (!iwl3945_is_ready_rf(priv)) {
2214 IWL_DEBUG_SCAN("Aborting scan due to not ready.\n");
2215 return -EIO;
2216 }
2217
2218 if (test_bit(STATUS_SCANNING, &priv->status)) {
2219 IWL_DEBUG_SCAN("Scan already in progress.\n");
2220 return -EAGAIN;
2221 }
2222
2223 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
2224 IWL_DEBUG_SCAN("Scan request while abort pending. "
2225 "Queuing.\n");
2226 return -EAGAIN;
2227 }
2228
2229 IWL_DEBUG_INFO("Starting scan...\n");
2230 priv->scan_bands = 2;
2231 set_bit(STATUS_SCANNING, &priv->status);
2232 priv->scan_start = jiffies;
2233 priv->scan_pass_start = priv->scan_start;
2234
2235 queue_work(priv->workqueue, &priv->request_scan);
2236
2237 return 0;
2238 }
2239
2240 static int iwl3945_set_rxon_hwcrypto(struct iwl3945_priv *priv, int hw_decrypt)
2241 {
2242 struct iwl3945_rxon_cmd *rxon = &priv->staging_rxon;
2243
2244 if (hw_decrypt)
2245 rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
2246 else
2247 rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
2248
2249 return 0;
2250 }
2251
2252 static void iwl3945_set_flags_for_phymode(struct iwl3945_priv *priv,
2253 enum ieee80211_band band)
2254 {
2255 if (band == IEEE80211_BAND_5GHZ) {
2256 priv->staging_rxon.flags &=
2257 ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
2258 | RXON_FLG_CCK_MSK);
2259 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
2260 } else {
2261 /* Copied from iwl3945_bg_post_associate() */
2262 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
2263 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
2264 else
2265 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
2266
2267 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
2268 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
2269
2270 priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
2271 priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
2272 priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
2273 }
2274 }
2275
2276 /*
2277 * initialize rxon structure with default values from eeprom
2278 */
2279 static void iwl3945_connection_init_rx_config(struct iwl3945_priv *priv)
2280 {
2281 const struct iwl3945_channel_info *ch_info;
2282
2283 memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
2284
2285 switch (priv->iw_mode) {
2286 case IEEE80211_IF_TYPE_AP:
2287 priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
2288 break;
2289
2290 case IEEE80211_IF_TYPE_STA:
2291 priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
2292 priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
2293 break;
2294
2295 case IEEE80211_IF_TYPE_IBSS:
2296 priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
2297 priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
2298 priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
2299 RXON_FILTER_ACCEPT_GRP_MSK;
2300 break;
2301
2302 case IEEE80211_IF_TYPE_MNTR:
2303 priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
2304 priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
2305 RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
2306 break;
2307 default:
2308 IWL_ERROR("Unsupported interface type %d\n", priv->iw_mode);
2309 break;
2310 }
2311
2312 #if 0
2313 /* TODO: Figure out when short_preamble would be set and cache from
2314 * that */
2315 if (!hw_to_local(priv->hw)->short_preamble)
2316 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
2317 else
2318 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
2319 #endif
2320
2321 ch_info = iwl3945_get_channel_info(priv, priv->band,
2322 le16_to_cpu(priv->staging_rxon.channel));
2323
2324 if (!ch_info)
2325 ch_info = &priv->channel_info[0];
2326
2327 /*
2328 * in some case A channels are all non IBSS
2329 * in this case force B/G channel
2330 */
2331 if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) &&
2332 !(is_channel_ibss(ch_info)))
2333 ch_info = &priv->channel_info[0];
2334
2335 priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
2336 if (is_channel_a_band(ch_info))
2337 priv->band = IEEE80211_BAND_5GHZ;
2338 else
2339 priv->band = IEEE80211_BAND_2GHZ;
2340
2341 iwl3945_set_flags_for_phymode(priv, priv->band);
2342
2343 priv->staging_rxon.ofdm_basic_rates =
2344 (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2345 priv->staging_rxon.cck_basic_rates =
2346 (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
2347 }
2348
2349 static int iwl3945_set_mode(struct iwl3945_priv *priv, int mode)
2350 {
2351 if (mode == IEEE80211_IF_TYPE_IBSS) {
2352 const struct iwl3945_channel_info *ch_info;
2353
2354 ch_info = iwl3945_get_channel_info(priv,
2355 priv->band,
2356 le16_to_cpu(priv->staging_rxon.channel));
2357
2358 if (!ch_info || !is_channel_ibss(ch_info)) {
2359 IWL_ERROR("channel %d not IBSS channel\n",
2360 le16_to_cpu(priv->staging_rxon.channel));
2361 return -EINVAL;
2362 }
2363 }
2364
2365 priv->iw_mode = mode;
2366
2367 iwl3945_connection_init_rx_config(priv);
2368 memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
2369
2370 iwl3945_clear_stations_table(priv);
2371
2372 /* dont commit rxon if rf-kill is on*/
2373 if (!iwl3945_is_ready_rf(priv))
2374 return -EAGAIN;
2375
2376 cancel_delayed_work(&priv->scan_check);
2377 if (iwl3945_scan_cancel_timeout(priv, 100)) {
2378 IWL_WARNING("Aborted scan still in progress after 100ms\n");
2379 IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
2380 return -EAGAIN;
2381 }
2382
2383 iwl3945_commit_rxon(priv);
2384
2385 return 0;
2386 }
2387
2388 static void iwl3945_build_tx_cmd_hwcrypto(struct iwl3945_priv *priv,
2389 struct ieee80211_tx_control *ctl,
2390 struct iwl3945_cmd *cmd,
2391 struct sk_buff *skb_frag,
2392 int last_frag)
2393 {
2394 struct iwl3945_hw_key *keyinfo =
2395 &priv->stations[ctl->hw_key->hw_key_idx].keyinfo;
2396
2397 switch (keyinfo->alg) {
2398 case ALG_CCMP:
2399 cmd->cmd.tx.sec_ctl = TX_CMD_SEC_CCM;
2400 memcpy(cmd->cmd.tx.key, keyinfo->key, keyinfo->keylen);
2401 IWL_DEBUG_TX("tx_cmd with aes hwcrypto\n");
2402 break;
2403
2404 case ALG_TKIP:
2405 #if 0
2406 cmd->cmd.tx.sec_ctl = TX_CMD_SEC_TKIP;
2407
2408 if (last_frag)
2409 memcpy(cmd->cmd.tx.tkip_mic.byte, skb_frag->tail - 8,
2410 8);
2411 else
2412 memset(cmd->cmd.tx.tkip_mic.byte, 0, 8);
2413 #endif
2414 break;
2415
2416 case ALG_WEP:
2417 cmd->cmd.tx.sec_ctl = TX_CMD_SEC_WEP |
2418 (ctl->hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
2419
2420 if (keyinfo->keylen == 13)
2421 cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128;
2422
2423 memcpy(&cmd->cmd.tx.key[3], keyinfo->key, keyinfo->keylen);
2424
2425 IWL_DEBUG_TX("Configuring packet for WEP encryption "
2426 "with key %d\n", ctl->hw_key->hw_key_idx);
2427 break;
2428
2429 default:
2430 printk(KERN_ERR "Unknown encode alg %d\n", keyinfo->alg);
2431 break;
2432 }
2433 }
2434
2435 /*
2436 * handle build REPLY_TX command notification.
2437 */
2438 static void iwl3945_build_tx_cmd_basic(struct iwl3945_priv *priv,
2439 struct iwl3945_cmd *cmd,
2440 struct ieee80211_tx_control *ctrl,
2441 struct ieee80211_hdr *hdr,
2442 int is_unicast, u8 std_id)
2443 {
2444 __le16 *qc;
2445 u16 fc = le16_to_cpu(hdr->frame_control);
2446 __le32 tx_flags = cmd->cmd.tx.tx_flags;
2447
2448 cmd->cmd.tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2449 if (!(ctrl->flags & IEEE80211_TXCTL_NO_ACK)) {
2450 tx_flags |= TX_CMD_FLG_ACK_MSK;
2451 if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
2452 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
2453 if (ieee80211_is_probe_response(fc) &&
2454 !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
2455 tx_flags |= TX_CMD_FLG_TSF_MSK;
2456 } else {
2457 tx_flags &= (~TX_CMD_FLG_ACK_MSK);
2458 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
2459 }
2460
2461 cmd->cmd.tx.sta_id = std_id;
2462 if (ieee80211_get_morefrag(hdr))
2463 tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
2464
2465 qc = ieee80211_get_qos_ctrl(hdr);
2466 if (qc) {
2467 cmd->cmd.tx.tid_tspec = (u8) (le16_to_cpu(*qc) & 0xf);
2468 tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
2469 } else
2470 tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
2471
2472 if (ctrl->flags & IEEE80211_TXCTL_USE_RTS_CTS) {
2473 tx_flags |= TX_CMD_FLG_RTS_MSK;
2474 tx_flags &= ~TX_CMD_FLG_CTS_MSK;
2475 } else if (ctrl->flags & IEEE80211_TXCTL_USE_CTS_PROTECT) {
2476 tx_flags &= ~TX_CMD_FLG_RTS_MSK;
2477 tx_flags |= TX_CMD_FLG_CTS_MSK;
2478 }
2479
2480 if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
2481 tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
2482
2483 tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
2484 if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
2485 if ((fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_ASSOC_REQ ||
2486 (fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_REASSOC_REQ)
2487 cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(3);
2488 else
2489 cmd->cmd.tx.timeout.pm_frame_timeout = cpu_to_le16(2);
2490 } else {
2491 cmd->cmd.tx.timeout.pm_frame_timeout = 0;
2492 #ifdef CONFIG_IWL3945_LEDS
2493 priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
2494 #endif
2495 }
2496
2497 cmd->cmd.tx.driver_txop = 0;
2498 cmd->cmd.tx.tx_flags = tx_flags;
2499 cmd->cmd.tx.next_frame_len = 0;
2500 }
2501
2502 /**
2503 * iwl3945_get_sta_id - Find station's index within station table
2504 */
2505 static int iwl3945_get_sta_id(struct iwl3945_priv *priv, struct ieee80211_hdr *hdr)
2506 {
2507 int sta_id;
2508 u16 fc = le16_to_cpu(hdr->frame_control);
2509
2510 /* If this frame is broadcast or management, use broadcast station id */
2511 if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) ||
2512 is_multicast_ether_addr(hdr->addr1))
2513 return priv->hw_setting.bcast_sta_id;
2514
2515 switch (priv->iw_mode) {
2516
2517 /* If we are a client station in a BSS network, use the special
2518 * AP station entry (that's the only station we communicate with) */
2519 case IEEE80211_IF_TYPE_STA:
2520 return IWL_AP_ID;
2521
2522 /* If we are an AP, then find the station, or use BCAST */
2523 case IEEE80211_IF_TYPE_AP:
2524 sta_id = iwl3945_hw_find_station(priv, hdr->addr1);
2525 if (sta_id != IWL_INVALID_STATION)
2526 return sta_id;
2527 return priv->hw_setting.bcast_sta_id;
2528
2529 /* If this frame is going out to an IBSS network, find the station,
2530 * or create a new station table entry */
2531 case IEEE80211_IF_TYPE_IBSS: {
2532 DECLARE_MAC_BUF(mac);
2533
2534 /* Create new station table entry */
2535 sta_id = iwl3945_hw_find_station(priv, hdr->addr1);
2536 if (sta_id != IWL_INVALID_STATION)
2537 return sta_id;
2538
2539 sta_id = iwl3945_add_station(priv, hdr->addr1, 0, CMD_ASYNC);
2540
2541 if (sta_id != IWL_INVALID_STATION)
2542 return sta_id;
2543
2544 IWL_DEBUG_DROP("Station %s not in station map. "
2545 "Defaulting to broadcast...\n",
2546 print_mac(mac, hdr->addr1));
2547 iwl3945_print_hex_dump(IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr));
2548 return priv->hw_setting.bcast_sta_id;
2549 }
2550 default:
2551 IWL_WARNING("Unknown mode of operation: %d", priv->iw_mode);
2552 return priv->hw_setting.bcast_sta_id;
2553 }
2554 }
2555
2556 /*
2557 * start REPLY_TX command process
2558 */
2559 static int iwl3945_tx_skb(struct iwl3945_priv *priv,
2560 struct sk_buff *skb, struct ieee80211_tx_control *ctl)
2561 {
2562 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
2563 struct iwl3945_tfd_frame *tfd;
2564 u32 *control_flags;
2565 int txq_id = ctl->queue;
2566 struct iwl3945_tx_queue *txq = NULL;
2567 struct iwl3945_queue *q = NULL;
2568 dma_addr_t phys_addr;
2569 dma_addr_t txcmd_phys;
2570 struct iwl3945_cmd *out_cmd = NULL;
2571 u16 len, idx, len_org;
2572 u8 id, hdr_len, unicast;
2573 u8 sta_id;
2574 u16 seq_number = 0;
2575 u16 fc;
2576 __le16 *qc;
2577 u8 wait_write_ptr = 0;
2578 unsigned long flags;
2579 int rc;
2580
2581 spin_lock_irqsave(&priv->lock, flags);
2582 if (iwl3945_is_rfkill(priv)) {
2583 IWL_DEBUG_DROP("Dropping - RF KILL\n");
2584 goto drop_unlock;
2585 }
2586
2587 if (!priv->vif) {
2588 IWL_DEBUG_DROP("Dropping - !priv->vif\n");
2589 goto drop_unlock;
2590 }
2591
2592 if ((ctl->tx_rate->hw_value & 0xFF) == IWL_INVALID_RATE) {
2593 IWL_ERROR("ERROR: No TX rate available.\n");
2594 goto drop_unlock;
2595 }
2596
2597 unicast = !is_multicast_ether_addr(hdr->addr1);
2598 id = 0;
2599
2600 fc = le16_to_cpu(hdr->frame_control);
2601
2602 #ifdef CONFIG_IWL3945_DEBUG
2603 if (ieee80211_is_auth(fc))
2604 IWL_DEBUG_TX("Sending AUTH frame\n");
2605 else if (ieee80211_is_assoc_request(fc))
2606 IWL_DEBUG_TX("Sending ASSOC frame\n");
2607 else if (ieee80211_is_reassoc_request(fc))
2608 IWL_DEBUG_TX("Sending REASSOC frame\n");
2609 #endif
2610
2611 /* drop all data frame if we are not associated */
2612 if ((!iwl3945_is_associated(priv) ||
2613 ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && !priv->assoc_id)) &&
2614 ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA)) {
2615 IWL_DEBUG_DROP("Dropping - !iwl3945_is_associated\n");
2616 goto drop_unlock;
2617 }
2618
2619 spin_unlock_irqrestore(&priv->lock, flags);
2620
2621 hdr_len = ieee80211_get_hdrlen(fc);
2622
2623 /* Find (or create) index into station table for destination station */
2624 sta_id = iwl3945_get_sta_id(priv, hdr);
2625 if (sta_id == IWL_INVALID_STATION) {
2626 DECLARE_MAC_BUF(mac);
2627
2628 IWL_DEBUG_DROP("Dropping - INVALID STATION: %s\n",
2629 print_mac(mac, hdr->addr1));
2630 goto drop;
2631 }
2632
2633 IWL_DEBUG_RATE("station Id %d\n", sta_id);
2634
2635 qc = ieee80211_get_qos_ctrl(hdr);
2636 if (qc) {
2637 u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
2638 seq_number = priv->stations[sta_id].tid[tid].seq_number &
2639 IEEE80211_SCTL_SEQ;
2640 hdr->seq_ctrl = cpu_to_le16(seq_number) |
2641 (hdr->seq_ctrl &
2642 __constant_cpu_to_le16(IEEE80211_SCTL_FRAG));
2643 seq_number += 0x10;
2644 }
2645
2646 /* Descriptor for chosen Tx queue */
2647 txq = &priv->txq[txq_id];
2648 q = &txq->q;
2649
2650 spin_lock_irqsave(&priv->lock, flags);
2651
2652 /* Set up first empty TFD within this queue's circular TFD buffer */
2653 tfd = &txq->bd[q->write_ptr];
2654 memset(tfd, 0, sizeof(*tfd));
2655 control_flags = (u32 *) tfd;
2656 idx = get_cmd_index(q, q->write_ptr, 0);
2657
2658 /* Set up driver data for this TFD */
2659 memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl3945_tx_info));
2660 txq->txb[q->write_ptr].skb[0] = skb;
2661 memcpy(&(txq->txb[q->write_ptr].status.control),
2662 ctl, sizeof(struct ieee80211_tx_control));
2663
2664 /* Init first empty entry in queue's array of Tx/cmd buffers */
2665 out_cmd = &txq->cmd[idx];
2666 memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
2667 memset(&out_cmd->cmd.tx, 0, sizeof(out_cmd->cmd.tx));
2668
2669 /*
2670 * Set up the Tx-command (not MAC!) header.
2671 * Store the chosen Tx queue and TFD index within the sequence field;
2672 * after Tx, uCode's Tx response will return this value so driver can
2673 * locate the frame within the tx queue and do post-tx processing.
2674 */
2675 out_cmd->hdr.cmd = REPLY_TX;
2676 out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
2677 INDEX_TO_SEQ(q->write_ptr)));
2678
2679 /* Copy MAC header from skb into command buffer */
2680 memcpy(out_cmd->cmd.tx.hdr, hdr, hdr_len);
2681
2682 /*
2683 * Use the first empty entry in this queue's command buffer array
2684 * to contain the Tx command and MAC header concatenated together
2685 * (payload data will be in another buffer).
2686 * Size of this varies, due to varying MAC header length.
2687 * If end is not dword aligned, we'll have 2 extra bytes at the end
2688 * of the MAC header (device reads on dword boundaries).
2689 * We'll tell device about this padding later.
2690 */
2691 len = priv->hw_setting.tx_cmd_len +
2692 sizeof(struct iwl3945_cmd_header) + hdr_len;
2693
2694 len_org = len;
2695 len = (len + 3) & ~3;
2696
2697 if (len_org != len)
2698 len_org = 1;
2699 else
2700 len_org = 0;
2701
2702 /* Physical address of this Tx command's header (not MAC header!),
2703 * within command buffer array. */
2704 txcmd_phys = txq->dma_addr_cmd + sizeof(struct iwl3945_cmd) * idx +
2705 offsetof(struct iwl3945_cmd, hdr);
2706
2707 /* Add buffer containing Tx command and MAC(!) header to TFD's
2708 * first entry */
2709 iwl3945_hw_txq_attach_buf_to_tfd(priv, tfd, txcmd_phys, len);
2710
2711 if (!(ctl->flags & IEEE80211_TXCTL_DO_NOT_ENCRYPT))
2712 iwl3945_build_tx_cmd_hwcrypto(priv, ctl, out_cmd, skb, 0);
2713
2714 /* Set up TFD's 2nd entry to point directly to remainder of skb,
2715 * if any (802.11 null frames have no payload). */
2716 len = skb->len - hdr_len;
2717 if (len) {
2718 phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
2719 len, PCI_DMA_TODEVICE);
2720 iwl3945_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, len);
2721 }
2722
2723 if (!len)
2724 /* If there is no payload, then we use only one Tx buffer */
2725 *control_flags = TFD_CTL_COUNT_SET(1);
2726 else
2727 /* Else use 2 buffers.
2728 * Tell 3945 about any padding after MAC header */
2729 *control_flags = TFD_CTL_COUNT_SET(2) |
2730 TFD_CTL_PAD_SET(U32_PAD(len));
2731
2732 /* Total # bytes to be transmitted */
2733 len = (u16)skb->len;
2734 out_cmd->cmd.tx.len = cpu_to_le16(len);
2735
2736 /* TODO need this for burst mode later on */
2737 iwl3945_build_tx_cmd_basic(priv, out_cmd, ctl, hdr, unicast, sta_id);
2738
2739 /* set is_hcca to 0; it probably will never be implemented */
2740 iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, ctl, hdr, sta_id, 0);
2741
2742 out_cmd->cmd.tx.tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
2743 out_cmd->cmd.tx.tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
2744
2745 if (!ieee80211_get_morefrag(hdr)) {
2746 txq->need_update = 1;
2747 if (qc) {
2748 u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
2749 priv->stations[sta_id].tid[tid].seq_number = seq_number;
2750 }
2751 } else {
2752 wait_write_ptr = 1;
2753 txq->need_update = 0;
2754 }
2755
2756 iwl3945_print_hex_dump(IWL_DL_TX, out_cmd->cmd.payload,
2757 sizeof(out_cmd->cmd.tx));
2758
2759 iwl3945_print_hex_dump(IWL_DL_TX, (u8 *)out_cmd->cmd.tx.hdr,
2760 ieee80211_get_hdrlen(fc));
2761
2762 /* Tell device the write index *just past* this latest filled TFD */
2763 q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
2764 rc = iwl3945_tx_queue_update_write_ptr(priv, txq);
2765 spin_unlock_irqrestore(&priv->lock, flags);
2766
2767 if (rc)
2768 return rc;
2769
2770 if ((iwl3945_queue_space(q) < q->high_mark)
2771 && priv->mac80211_registered) {
2772 if (wait_write_ptr) {
2773 spin_lock_irqsave(&priv->lock, flags);
2774 txq->need_update = 1;
2775 iwl3945_tx_queue_update_write_ptr(priv, txq);
2776 spin_unlock_irqrestore(&priv->lock, flags);
2777 }
2778
2779 ieee80211_stop_queue(priv->hw, ctl->queue);
2780 }
2781
2782 return 0;
2783
2784 drop_unlock:
2785 spin_unlock_irqrestore(&priv->lock, flags);
2786 drop:
2787 return -1;
2788 }
2789
2790 static void iwl3945_set_rate(struct iwl3945_priv *priv)
2791 {
2792 const struct ieee80211_supported_band *sband = NULL;
2793 struct ieee80211_rate *rate;
2794 int i;
2795
2796 sband = iwl3945_get_band(priv, priv->band);
2797 if (!sband) {
2798 IWL_ERROR("Failed to set rate: unable to get hw mode\n");
2799 return;
2800 }
2801
2802 priv->active_rate = 0;
2803 priv->active_rate_basic = 0;
2804
2805 IWL_DEBUG_RATE("Setting rates for %s GHz\n",
2806 sband->band == IEEE80211_BAND_2GHZ ? "2.4" : "5");
2807
2808 for (i = 0; i < sband->n_bitrates; i++) {
2809 rate = &sband->bitrates[i];
2810 if ((rate->hw_value < IWL_RATE_COUNT) &&
2811 !(rate->flags & IEEE80211_CHAN_DISABLED)) {
2812 IWL_DEBUG_RATE("Adding rate index %d (plcp %d)\n",
2813 rate->hw_value, iwl3945_rates[rate->hw_value].plcp);
2814 priv->active_rate |= (1 << rate->hw_value);
2815 }
2816 }
2817
2818 IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
2819 priv->active_rate, priv->active_rate_basic);
2820
2821 /*
2822 * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
2823 * otherwise set it to the default of all CCK rates and 6, 12, 24 for
2824 * OFDM
2825 */
2826 if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
2827 priv->staging_rxon.cck_basic_rates =
2828 ((priv->active_rate_basic &
2829 IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
2830 else
2831 priv->staging_rxon.cck_basic_rates =
2832 (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
2833
2834 if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
2835 priv->staging_rxon.ofdm_basic_rates =
2836 ((priv->active_rate_basic &
2837 (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
2838 IWL_FIRST_OFDM_RATE) & 0xFF;
2839 else
2840 priv->staging_rxon.ofdm_basic_rates =
2841 (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2842 }
2843
2844 static void iwl3945_radio_kill_sw(struct iwl3945_priv *priv, int disable_radio)
2845 {
2846 unsigned long flags;
2847
2848 if (!!disable_radio == test_bit(STATUS_RF_KILL_SW, &priv->status))
2849 return;
2850
2851 IWL_DEBUG_RF_KILL("Manual SW RF KILL set to: RADIO %s\n",
2852 disable_radio ? "OFF" : "ON");
2853
2854 if (disable_radio) {
2855 iwl3945_scan_cancel(priv);
2856 /* FIXME: This is a workaround for AP */
2857 if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
2858 spin_lock_irqsave(&priv->lock, flags);
2859 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_SET,
2860 CSR_UCODE_SW_BIT_RFKILL);
2861 spin_unlock_irqrestore(&priv->lock, flags);
2862 iwl3945_send_card_state(priv, CARD_STATE_CMD_DISABLE, 0);
2863 set_bit(STATUS_RF_KILL_SW, &priv->status);
2864 }
2865 return;
2866 }
2867
2868 spin_lock_irqsave(&priv->lock, flags);
2869 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
2870
2871 clear_bit(STATUS_RF_KILL_SW, &priv->status);
2872 spin_unlock_irqrestore(&priv->lock, flags);
2873
2874 /* wake up ucode */
2875 msleep(10);
2876
2877 spin_lock_irqsave(&priv->lock, flags);
2878 iwl3945_read32(priv, CSR_UCODE_DRV_GP1);
2879 if (!iwl3945_grab_nic_access(priv))
2880 iwl3945_release_nic_access(priv);
2881 spin_unlock_irqrestore(&priv->lock, flags);
2882
2883 if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
2884 IWL_DEBUG_RF_KILL("Can not turn radio back on - "
2885 "disabled by HW switch\n");
2886 return;
2887 }
2888
2889 queue_work(priv->workqueue, &priv->restart);
2890 return;
2891 }
2892
2893 void iwl3945_set_decrypted_flag(struct iwl3945_priv *priv, struct sk_buff *skb,
2894 u32 decrypt_res, struct ieee80211_rx_status *stats)
2895 {
2896 u16 fc =
2897 le16_to_cpu(((struct ieee80211_hdr *)skb->data)->frame_control);
2898
2899 if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
2900 return;
2901
2902 if (!(fc & IEEE80211_FCTL_PROTECTED))
2903 return;
2904
2905 IWL_DEBUG_RX("decrypt_res:0x%x\n", decrypt_res);
2906 switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
2907 case RX_RES_STATUS_SEC_TYPE_TKIP:
2908 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2909 RX_RES_STATUS_BAD_ICV_MIC)
2910 stats->flag |= RX_FLAG_MMIC_ERROR;
2911 case RX_RES_STATUS_SEC_TYPE_WEP:
2912 case RX_RES_STATUS_SEC_TYPE_CCMP:
2913 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
2914 RX_RES_STATUS_DECRYPT_OK) {
2915 IWL_DEBUG_RX("hw decrypt successfully!!!\n");
2916 stats->flag |= RX_FLAG_DECRYPTED;
2917 }
2918 break;
2919
2920 default:
2921 break;
2922 }
2923 }
2924
2925 #define IWL_PACKET_RETRY_TIME HZ
2926
2927 int iwl3945_is_duplicate_packet(struct iwl3945_priv *priv, struct ieee80211_hdr *header)
2928 {
2929 u16 sc = le16_to_cpu(header->seq_ctrl);
2930 u16 seq = (sc & IEEE80211_SCTL_SEQ) >> 4;
2931 u16 frag = sc & IEEE80211_SCTL_FRAG;
2932 u16 *last_seq, *last_frag;
2933 unsigned long *last_time;
2934
2935 switch (priv->iw_mode) {
2936 case IEEE80211_IF_TYPE_IBSS:{
2937 struct list_head *p;
2938 struct iwl3945_ibss_seq *entry = NULL;
2939 u8 *mac = header->addr2;
2940 int index = mac[5] & (IWL_IBSS_MAC_HASH_SIZE - 1);
2941
2942 __list_for_each(p, &priv->ibss_mac_hash[index]) {
2943 entry = list_entry(p, struct iwl3945_ibss_seq, list);
2944 if (!compare_ether_addr(entry->mac, mac))
2945 break;
2946 }
2947 if (p == &priv->ibss_mac_hash[index]) {
2948 entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
2949 if (!entry) {
2950 IWL_ERROR("Cannot malloc new mac entry\n");
2951 return 0;
2952 }
2953 memcpy(entry->mac, mac, ETH_ALEN);
2954 entry->seq_num = seq;
2955 entry->frag_num = frag;
2956 entry->packet_time = jiffies;
2957 list_add(&entry->list, &priv->ibss_mac_hash[index]);
2958 return 0;
2959 }
2960 last_seq = &entry->seq_num;
2961 last_frag = &entry->frag_num;
2962 last_time = &entry->packet_time;
2963 break;
2964 }
2965 case IEEE80211_IF_TYPE_STA:
2966 last_seq = &priv->last_seq_num;
2967 last_frag = &priv->last_frag_num;
2968 last_time = &priv->last_packet_time;
2969 break;
2970 default:
2971 return 0;
2972 }
2973 if ((*last_seq == seq) &&
2974 time_after(*last_time + IWL_PACKET_RETRY_TIME, jiffies)) {
2975 if (*last_frag == frag)
2976 goto drop;
2977 if (*last_frag + 1 != frag)
2978 /* out-of-order fragment */
2979 goto drop;
2980 } else
2981 *last_seq = seq;
2982
2983 *last_frag = frag;
2984 *last_time = jiffies;
2985 return 0;
2986
2987 drop:
2988 return 1;
2989 }
2990
2991 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
2992
2993 #include "iwl-spectrum.h"
2994
2995 #define BEACON_TIME_MASK_LOW 0x00FFFFFF
2996 #define BEACON_TIME_MASK_HIGH 0xFF000000
2997 #define TIME_UNIT 1024
2998
2999 /*
3000 * extended beacon time format
3001 * time in usec will be changed into a 32-bit value in 8:24 format
3002 * the high 1 byte is the beacon counts
3003 * the lower 3 bytes is the time in usec within one beacon interval
3004 */
3005
3006 static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
3007 {
3008 u32 quot;
3009 u32 rem;
3010 u32 interval = beacon_interval * 1024;
3011
3012 if (!interval || !usec)
3013 return 0;
3014
3015 quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
3016 rem = (usec % interval) & BEACON_TIME_MASK_LOW;
3017
3018 return (quot << 24) + rem;
3019 }
3020
3021 /* base is usually what we get from ucode with each received frame,
3022 * the same as HW timer counter counting down
3023 */
3024
3025 static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
3026 {
3027 u32 base_low = base & BEACON_TIME_MASK_LOW;
3028 u32 addon_low = addon & BEACON_TIME_MASK_LOW;
3029 u32 interval = beacon_interval * TIME_UNIT;
3030 u32 res = (base & BEACON_TIME_MASK_HIGH) +
3031 (addon & BEACON_TIME_MASK_HIGH);
3032
3033 if (base_low > addon_low)
3034 res += base_low - addon_low;
3035 else if (base_low < addon_low) {
3036 res += interval + base_low - addon_low;
3037 res += (1 << 24);
3038 } else
3039 res += (1 << 24);
3040
3041 return cpu_to_le32(res);
3042 }
3043
3044 static int iwl3945_get_measurement(struct iwl3945_priv *priv,
3045 struct ieee80211_measurement_params *params,
3046 u8 type)
3047 {
3048 struct iwl3945_spectrum_cmd spectrum;
3049 struct iwl3945_rx_packet *res;
3050 struct iwl3945_host_cmd cmd = {
3051 .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
3052 .data = (void *)&spectrum,
3053 .meta.flags = CMD_WANT_SKB,
3054 };
3055 u32 add_time = le64_to_cpu(params->start_time);
3056 int rc;
3057 int spectrum_resp_status;
3058 int duration = le16_to_cpu(params->duration);
3059
3060 if (iwl3945_is_associated(priv))
3061 add_time =
3062 iwl3945_usecs_to_beacons(
3063 le64_to_cpu(params->start_time) - priv->last_tsf,
3064 le16_to_cpu(priv->rxon_timing.beacon_interval));
3065
3066 memset(&spectrum, 0, sizeof(spectrum));
3067
3068 spectrum.channel_count = cpu_to_le16(1);
3069 spectrum.flags =
3070 RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
3071 spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
3072 cmd.len = sizeof(spectrum);
3073 spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
3074
3075 if (iwl3945_is_associated(priv))
3076 spectrum.start_time =
3077 iwl3945_add_beacon_time(priv->last_beacon_time,
3078 add_time,
3079 le16_to_cpu(priv->rxon_timing.beacon_interval));
3080 else
3081 spectrum.start_time = 0;
3082
3083 spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
3084 spectrum.channels[0].channel = params->channel;
3085 spectrum.channels[0].type = type;
3086 if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
3087 spectrum.flags |= RXON_FLG_BAND_24G_MSK |
3088 RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
3089
3090 rc = iwl3945_send_cmd_sync(priv, &cmd);
3091 if (rc)
3092 return rc;
3093
3094 res = (struct iwl3945_rx_packet *)cmd.meta.u.skb->data;
3095 if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
3096 IWL_ERROR("Bad return from REPLY_RX_ON_ASSOC command\n");
3097 rc = -EIO;
3098 }
3099
3100 spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
3101 switch (spectrum_resp_status) {
3102 case 0: /* Command will be handled */
3103 if (res->u.spectrum.id != 0xff) {
3104 IWL_DEBUG_INFO("Replaced existing measurement: %d\n",
3105 res->u.spectrum.id);
3106 priv->measurement_status &= ~MEASUREMENT_READY;
3107 }
3108 priv->measurement_status |= MEASUREMENT_ACTIVE;
3109 rc = 0;
3110 break;
3111
3112 case 1: /* Command will not be handled */
3113 rc = -EAGAIN;
3114 break;
3115 }
3116
3117 dev_kfree_skb_any(cmd.meta.u.skb);
3118
3119 return rc;
3120 }
3121 #endif
3122
3123 static void iwl3945_rx_reply_alive(struct iwl3945_priv *priv,
3124 struct iwl3945_rx_mem_buffer *rxb)
3125 {
3126 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3127 struct iwl3945_alive_resp *palive;
3128 struct delayed_work *pwork;
3129
3130 palive = &pkt->u.alive_frame;
3131
3132 IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
3133 "0x%01X 0x%01X\n",
3134 palive->is_valid, palive->ver_type,
3135 palive->ver_subtype);
3136
3137 if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
3138 IWL_DEBUG_INFO("Initialization Alive received.\n");
3139 memcpy(&priv->card_alive_init,
3140 &pkt->u.alive_frame,
3141 sizeof(struct iwl3945_init_alive_resp));
3142 pwork = &priv->init_alive_start;
3143 } else {
3144 IWL_DEBUG_INFO("Runtime Alive received.\n");
3145 memcpy(&priv->card_alive, &pkt->u.alive_frame,
3146 sizeof(struct iwl3945_alive_resp));
3147 pwork = &priv->alive_start;
3148 iwl3945_disable_events(priv);
3149 }
3150
3151 /* We delay the ALIVE response by 5ms to
3152 * give the HW RF Kill time to activate... */
3153 if (palive->is_valid == UCODE_VALID_OK)
3154 queue_delayed_work(priv->workqueue, pwork,
3155 msecs_to_jiffies(5));
3156 else
3157 IWL_WARNING("uCode did not respond OK.\n");
3158 }
3159
3160 static void iwl3945_rx_reply_add_sta(struct iwl3945_priv *priv,
3161 struct iwl3945_rx_mem_buffer *rxb)
3162 {
3163 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3164
3165 IWL_DEBUG_RX("Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
3166 return;
3167 }
3168
3169 static void iwl3945_rx_reply_error(struct iwl3945_priv *priv,
3170 struct iwl3945_rx_mem_buffer *rxb)
3171 {
3172 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3173
3174 IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) "
3175 "seq 0x%04X ser 0x%08X\n",
3176 le32_to_cpu(pkt->u.err_resp.error_type),
3177 get_cmd_string(pkt->u.err_resp.cmd_id),
3178 pkt->u.err_resp.cmd_id,
3179 le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
3180 le32_to_cpu(pkt->u.err_resp.error_info));
3181 }
3182
3183 #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
3184
3185 static void iwl3945_rx_csa(struct iwl3945_priv *priv, struct iwl3945_rx_mem_buffer *rxb)
3186 {
3187 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3188 struct iwl3945_rxon_cmd *rxon = (void *)&priv->active_rxon;
3189 struct iwl3945_csa_notification *csa = &(pkt->u.csa_notif);
3190 IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
3191 le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
3192 rxon->channel = csa->channel;
3193 priv->staging_rxon.channel = csa->channel;
3194 }
3195
3196 static void iwl3945_rx_spectrum_measure_notif(struct iwl3945_priv *priv,
3197 struct iwl3945_rx_mem_buffer *rxb)
3198 {
3199 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
3200 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3201 struct iwl3945_spectrum_notification *report = &(pkt->u.spectrum_notif);
3202
3203 if (!report->state) {
3204 IWL_DEBUG(IWL_DL_11H | IWL_DL_INFO,
3205 "Spectrum Measure Notification: Start\n");
3206 return;
3207 }
3208
3209 memcpy(&priv->measure_report, report, sizeof(*report));
3210 priv->measurement_status |= MEASUREMENT_READY;
3211 #endif
3212 }
3213
3214 static void iwl3945_rx_pm_sleep_notif(struct iwl3945_priv *priv,
3215 struct iwl3945_rx_mem_buffer *rxb)
3216 {
3217 #ifdef CONFIG_IWL3945_DEBUG
3218 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3219 struct iwl3945_sleep_notification *sleep = &(pkt->u.sleep_notif);
3220 IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
3221 sleep->pm_sleep_mode, sleep->pm_wakeup_src);
3222 #endif
3223 }
3224
3225 static void iwl3945_rx_pm_debug_statistics_notif(struct iwl3945_priv *priv,
3226 struct iwl3945_rx_mem_buffer *rxb)
3227 {
3228 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3229 IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
3230 "notification for %s:\n",
3231 le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
3232 iwl3945_print_hex_dump(IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
3233 }
3234
3235 static void iwl3945_bg_beacon_update(struct work_struct *work)
3236 {
3237 struct iwl3945_priv *priv =
3238 container_of(work, struct iwl3945_priv, beacon_update);
3239 struct sk_buff *beacon;
3240
3241 /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
3242 beacon = ieee80211_beacon_get(priv->hw, priv->vif, NULL);
3243
3244 if (!beacon) {
3245 IWL_ERROR("update beacon failed\n");
3246 return;
3247 }
3248
3249 mutex_lock(&priv->mutex);
3250 /* new beacon skb is allocated every time; dispose previous.*/
3251 if (priv->ibss_beacon)
3252 dev_kfree_skb(priv->ibss_beacon);
3253
3254 priv->ibss_beacon = beacon;
3255 mutex_unlock(&priv->mutex);
3256
3257 iwl3945_send_beacon_cmd(priv);
3258 }
3259
3260 static void iwl3945_rx_beacon_notif(struct iwl3945_priv *priv,
3261 struct iwl3945_rx_mem_buffer *rxb)
3262 {
3263 #ifdef CONFIG_IWL3945_DEBUG
3264 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3265 struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
3266 u8 rate = beacon->beacon_notify_hdr.rate;
3267
3268 IWL_DEBUG_RX("beacon status %x retries %d iss %d "
3269 "tsf %d %d rate %d\n",
3270 le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
3271 beacon->beacon_notify_hdr.failure_frame,
3272 le32_to_cpu(beacon->ibss_mgr_status),
3273 le32_to_cpu(beacon->high_tsf),
3274 le32_to_cpu(beacon->low_tsf), rate);
3275 #endif
3276
3277 if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
3278 (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
3279 queue_work(priv->workqueue, &priv->beacon_update);
3280 }
3281
3282 /* Service response to REPLY_SCAN_CMD (0x80) */
3283 static void iwl3945_rx_reply_scan(struct iwl3945_priv *priv,
3284 struct iwl3945_rx_mem_buffer *rxb)
3285 {
3286 #ifdef CONFIG_IWL3945_DEBUG
3287 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3288 struct iwl3945_scanreq_notification *notif =
3289 (struct iwl3945_scanreq_notification *)pkt->u.raw;
3290
3291 IWL_DEBUG_RX("Scan request status = 0x%x\n", notif->status);
3292 #endif
3293 }
3294
3295 /* Service SCAN_START_NOTIFICATION (0x82) */
3296 static void iwl3945_rx_scan_start_notif(struct iwl3945_priv *priv,
3297 struct iwl3945_rx_mem_buffer *rxb)
3298 {
3299 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3300 struct iwl3945_scanstart_notification *notif =
3301 (struct iwl3945_scanstart_notification *)pkt->u.raw;
3302 priv->scan_start_tsf = le32_to_cpu(notif->tsf_low);
3303 IWL_DEBUG_SCAN("Scan start: "
3304 "%d [802.11%s] "
3305 "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n",
3306 notif->channel,
3307 notif->band ? "bg" : "a",
3308 notif->tsf_high,
3309 notif->tsf_low, notif->status, notif->beacon_timer);
3310 }
3311
3312 /* Service SCAN_RESULTS_NOTIFICATION (0x83) */
3313 static void iwl3945_rx_scan_results_notif(struct iwl3945_priv *priv,
3314 struct iwl3945_rx_mem_buffer *rxb)
3315 {
3316 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3317 struct iwl3945_scanresults_notification *notif =
3318 (struct iwl3945_scanresults_notification *)pkt->u.raw;
3319
3320 IWL_DEBUG_SCAN("Scan ch.res: "
3321 "%d [802.11%s] "
3322 "(TSF: 0x%08X:%08X) - %d "
3323 "elapsed=%lu usec (%dms since last)\n",
3324 notif->channel,
3325 notif->band ? "bg" : "a",
3326 le32_to_cpu(notif->tsf_high),
3327 le32_to_cpu(notif->tsf_low),
3328 le32_to_cpu(notif->statistics[0]),
3329 le32_to_cpu(notif->tsf_low) - priv->scan_start_tsf,
3330 jiffies_to_msecs(elapsed_jiffies
3331 (priv->last_scan_jiffies, jiffies)));
3332
3333 priv->last_scan_jiffies = jiffies;
3334 priv->next_scan_jiffies = 0;
3335 }
3336
3337 /* Service SCAN_COMPLETE_NOTIFICATION (0x84) */
3338 static void iwl3945_rx_scan_complete_notif(struct iwl3945_priv *priv,
3339 struct iwl3945_rx_mem_buffer *rxb)
3340 {
3341 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3342 struct iwl3945_scancomplete_notification *scan_notif = (void *)pkt->u.raw;
3343
3344 IWL_DEBUG_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n",
3345 scan_notif->scanned_channels,
3346 scan_notif->tsf_low,
3347 scan_notif->tsf_high, scan_notif->status);
3348
3349 /* The HW is no longer scanning */
3350 clear_bit(STATUS_SCAN_HW, &priv->status);
3351
3352 /* The scan completion notification came in, so kill that timer... */
3353 cancel_delayed_work(&priv->scan_check);
3354
3355 IWL_DEBUG_INFO("Scan pass on %sGHz took %dms\n",
3356 (priv->scan_bands == 2) ? "2.4" : "5.2",
3357 jiffies_to_msecs(elapsed_jiffies
3358 (priv->scan_pass_start, jiffies)));
3359
3360 /* Remove this scanned band from the list
3361 * of pending bands to scan */
3362 priv->scan_bands--;
3363
3364 /* If a request to abort was given, or the scan did not succeed
3365 * then we reset the scan state machine and terminate,
3366 * re-queuing another scan if one has been requested */
3367 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
3368 IWL_DEBUG_INFO("Aborted scan completed.\n");
3369 clear_bit(STATUS_SCAN_ABORTING, &priv->status);
3370 } else {
3371 /* If there are more bands on this scan pass reschedule */
3372 if (priv->scan_bands > 0)
3373 goto reschedule;
3374 }
3375
3376 priv->last_scan_jiffies = jiffies;
3377 priv->next_scan_jiffies = 0;
3378 IWL_DEBUG_INFO("Setting scan to off\n");
3379
3380 clear_bit(STATUS_SCANNING, &priv->status);
3381
3382 IWL_DEBUG_INFO("Scan took %dms\n",
3383 jiffies_to_msecs(elapsed_jiffies(priv->scan_start, jiffies)));
3384
3385 queue_work(priv->workqueue, &priv->scan_completed);
3386
3387 return;
3388
3389 reschedule:
3390 priv->scan_pass_start = jiffies;
3391 queue_work(priv->workqueue, &priv->request_scan);
3392 }
3393
3394 /* Handle notification from uCode that card's power state is changing
3395 * due to software, hardware, or critical temperature RFKILL */
3396 static void iwl3945_rx_card_state_notif(struct iwl3945_priv *priv,
3397 struct iwl3945_rx_mem_buffer *rxb)
3398 {
3399 struct iwl3945_rx_packet *pkt = (void *)rxb->skb->data;
3400 u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
3401 unsigned long status = priv->status;
3402
3403 IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
3404 (flags & HW_CARD_DISABLED) ? "Kill" : "On",
3405 (flags & SW_CARD_DISABLED) ? "Kill" : "On");
3406
3407 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_SET,
3408 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
3409
3410 if (flags & HW_CARD_DISABLED)
3411 set_bit(STATUS_RF_KILL_HW, &priv->status);
3412 else
3413 clear_bit(STATUS_RF_KILL_HW, &priv->status);
3414
3415
3416 if (flags & SW_CARD_DISABLED)
3417 set_bit(STATUS_RF_KILL_SW, &priv->status);
3418 else
3419 clear_bit(STATUS_RF_KILL_SW, &priv->status);
3420
3421 iwl3945_scan_cancel(priv);
3422
3423 if ((test_bit(STATUS_RF_KILL_HW, &status) !=
3424 test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
3425 (test_bit(STATUS_RF_KILL_SW, &status) !=
3426 test_bit(STATUS_RF_KILL_SW, &priv->status)))
3427 queue_work(priv->workqueue, &priv->rf_kill);
3428 else
3429 wake_up_interruptible(&priv->wait_command_queue);
3430 }
3431
3432 /**
3433 * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
3434 *
3435 * Setup the RX handlers for each of the reply types sent from the uCode
3436 * to the host.
3437 *
3438 * This function chains into the hardware specific files for them to setup
3439 * any hardware specific handlers as well.
3440 */
3441 static void iwl3945_setup_rx_handlers(struct iwl3945_priv *priv)
3442 {
3443 priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
3444 priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
3445 priv->rx_handlers[REPLY_ERROR] = iwl3945_rx_reply_error;
3446 priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl3945_rx_csa;
3447 priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
3448 iwl3945_rx_spectrum_measure_notif;
3449 priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl3945_rx_pm_sleep_notif;
3450 priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
3451 iwl3945_rx_pm_debug_statistics_notif;
3452 priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
3453
3454 /*
3455 * The same handler is used for both the REPLY to a discrete
3456 * statistics request from the host as well as for the periodic
3457 * statistics notifications (after received beacons) from the uCode.
3458 */
3459 priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
3460 priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
3461
3462 priv->rx_handlers[REPLY_SCAN_CMD] = iwl3945_rx_reply_scan;
3463 priv->rx_handlers[SCAN_START_NOTIFICATION] = iwl3945_rx_scan_start_notif;
3464 priv->rx_handlers[SCAN_RESULTS_NOTIFICATION] =
3465 iwl3945_rx_scan_results_notif;
3466 priv->rx_handlers[SCAN_COMPLETE_NOTIFICATION] =
3467 iwl3945_rx_scan_complete_notif;
3468 priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
3469
3470 /* Set up hardware specific Rx handlers */
3471 iwl3945_hw_rx_handler_setup(priv);
3472 }
3473
3474 /**
3475 * iwl3945_cmd_queue_reclaim - Reclaim CMD queue entries
3476 * When FW advances 'R' index, all entries between old and new 'R' index
3477 * need to be reclaimed.
3478 */
3479 static void iwl3945_cmd_queue_reclaim(struct iwl3945_priv *priv,
3480 int txq_id, int index)
3481 {
3482 struct iwl3945_tx_queue *txq = &priv->txq[txq_id];
3483 struct iwl3945_queue *q = &txq->q;
3484 int nfreed = 0;
3485
3486 if ((index >= q->n_bd) || (iwl3945_x2_queue_used(q, index) == 0)) {
3487 IWL_ERROR("Read index for DMA queue txq id (%d), index %d, "
3488 "is out of range [0-%d] %d %d.\n", txq_id,
3489 index, q->n_bd, q->write_ptr, q->read_ptr);
3490 return;
3491 }
3492
3493 for (index = iwl_queue_inc_wrap(index, q->n_bd); q->read_ptr != index;
3494 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
3495 if (nfreed > 1) {
3496 IWL_ERROR("HCMD skipped: index (%d) %d %d\n", index,
3497 q->write_ptr, q->read_ptr);
3498 queue_work(priv->workqueue, &priv->restart);
3499 break;
3500 }
3501 nfreed++;
3502 }
3503 }
3504
3505
3506 /**
3507 * iwl3945_tx_cmd_complete - Pull unused buffers off the queue and reclaim them
3508 * @rxb: Rx buffer to reclaim
3509 *
3510 * If an Rx buffer has an async callback associated with it the callback
3511 * will be executed. The attached skb (if present) will only be freed
3512 * if the callback returns 1
3513 */
3514 static void iwl3945_tx_cmd_complete(struct iwl3945_priv *priv,
3515 struct iwl3945_rx_mem_buffer *rxb)
3516 {
3517 struct iwl3945_rx_packet *pkt = (struct iwl3945_rx_packet *)rxb->skb->data;
3518 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
3519 int txq_id = SEQ_TO_QUEUE(sequence);
3520 int index = SEQ_TO_INDEX(sequence);
3521 int huge = sequence & SEQ_HUGE_FRAME;
3522 int cmd_index;
3523 struct iwl3945_cmd *cmd;
3524
3525 BUG_ON(txq_id != IWL_CMD_QUEUE_NUM);
3526
3527 cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge);
3528 cmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index];
3529
3530 /* Input error checking is done when commands are added to queue. */
3531 if (cmd->meta.flags & CMD_WANT_SKB) {
3532 cmd->meta.source->u.skb = rxb->skb;
3533 rxb->skb = NULL;
3534 } else if (cmd->meta.u.callback &&
3535 !cmd->meta.u.callback(priv, cmd, rxb->skb))
3536 rxb->skb = NULL;
3537
3538 iwl3945_cmd_queue_reclaim(priv, txq_id, index);
3539
3540 if (!(cmd->meta.flags & CMD_ASYNC)) {
3541 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
3542 wake_up_interruptible(&priv->wait_command_queue);
3543 }
3544 }
3545
3546 /************************** RX-FUNCTIONS ****************************/
3547 /*
3548 * Rx theory of operation
3549 *
3550 * The host allocates 32 DMA target addresses and passes the host address
3551 * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
3552 * 0 to 31
3553 *
3554 * Rx Queue Indexes
3555 * The host/firmware share two index registers for managing the Rx buffers.
3556 *
3557 * The READ index maps to the first position that the firmware may be writing
3558 * to -- the driver can read up to (but not including) this position and get
3559 * good data.
3560 * The READ index is managed by the firmware once the card is enabled.
3561 *
3562 * The WRITE index maps to the last position the driver has read from -- the
3563 * position preceding WRITE is the last slot the firmware can place a packet.
3564 *
3565 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
3566 * WRITE = READ.
3567 *
3568 * During initialization, the host sets up the READ queue position to the first
3569 * INDEX position, and WRITE to the last (READ - 1 wrapped)
3570 *
3571 * When the firmware places a packet in a buffer, it will advance the READ index
3572 * and fire the RX interrupt. The driver can then query the READ index and
3573 * process as many packets as possible, moving the WRITE index forward as it
3574 * resets the Rx queue buffers with new memory.
3575 *
3576 * The management in the driver is as follows:
3577 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
3578 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
3579 * to replenish the iwl->rxq->rx_free.
3580 * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
3581 * iwl->rxq is replenished and the READ INDEX is updated (updating the
3582 * 'processed' and 'read' driver indexes as well)
3583 * + A received packet is processed and handed to the kernel network stack,
3584 * detached from the iwl->rxq. The driver 'processed' index is updated.
3585 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
3586 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
3587 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
3588 * were enough free buffers and RX_STALLED is set it is cleared.
3589 *
3590 *
3591 * Driver sequence:
3592 *
3593 * iwl3945_rx_queue_alloc() Allocates rx_free
3594 * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
3595 * iwl3945_rx_queue_restock
3596 * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
3597 * queue, updates firmware pointers, and updates
3598 * the WRITE index. If insufficient rx_free buffers
3599 * are available, schedules iwl3945_rx_replenish
3600 *
3601 * -- enable interrupts --
3602 * ISR - iwl3945_rx() Detach iwl3945_rx_mem_buffers from pool up to the
3603 * READ INDEX, detaching the SKB from the pool.
3604 * Moves the packet buffer from queue to rx_used.
3605 * Calls iwl3945_rx_queue_restock to refill any empty
3606 * slots.
3607 * ...
3608 *
3609 */
3610
3611 /**
3612 * iwl3945_rx_queue_space - Return number of free slots available in queue.
3613 */
3614 static int iwl3945_rx_queue_space(const struct iwl3945_rx_queue *q)
3615 {
3616 int s = q->read - q->write;
3617 if (s <= 0)
3618 s += RX_QUEUE_SIZE;
3619 /* keep some buffer to not confuse full and empty queue */
3620 s -= 2;
3621 if (s < 0)
3622 s = 0;
3623 return s;
3624 }
3625
3626 /**
3627 * iwl3945_rx_queue_update_write_ptr - Update the write pointer for the RX queue
3628 */
3629 int iwl3945_rx_queue_update_write_ptr(struct iwl3945_priv *priv, struct iwl3945_rx_queue *q)
3630 {
3631 u32 reg = 0;
3632 int rc = 0;
3633 unsigned long flags;
3634
3635 spin_lock_irqsave(&q->lock, flags);
3636
3637 if (q->need_update == 0)
3638 goto exit_unlock;
3639
3640 /* If power-saving is in use, make sure device is awake */
3641 if (test_bit(STATUS_POWER_PMI, &priv->status)) {
3642 reg = iwl3945_read32(priv, CSR_UCODE_DRV_GP1);
3643
3644 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
3645 iwl3945_set_bit(priv, CSR_GP_CNTRL,
3646 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
3647 goto exit_unlock;
3648 }
3649
3650 rc = iwl3945_grab_nic_access(priv);
3651 if (rc)
3652 goto exit_unlock;
3653
3654 /* Device expects a multiple of 8 */
3655 iwl3945_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
3656 q->write & ~0x7);
3657 iwl3945_release_nic_access(priv);
3658
3659 /* Else device is assumed to be awake */
3660 } else
3661 /* Device expects a multiple of 8 */
3662 iwl3945_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7);
3663
3664
3665 q->need_update = 0;
3666
3667 exit_unlock:
3668 spin_unlock_irqrestore(&q->lock, flags);
3669 return rc;
3670 }
3671
3672 /**
3673 * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
3674 */
3675 static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl3945_priv *priv,
3676 dma_addr_t dma_addr)
3677 {
3678 return cpu_to_le32((u32)dma_addr);
3679 }
3680
3681 /**
3682 * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
3683 *
3684 * If there are slots in the RX queue that need to be restocked,
3685 * and we have free pre-allocated buffers, fill the ranks as much
3686 * as we can, pulling from rx_free.
3687 *
3688 * This moves the 'write' index forward to catch up with 'processed', and
3689 * also updates the memory address in the firmware to reference the new
3690 * target buffer.
3691 */
3692 static int iwl3945_rx_queue_restock(struct iwl3945_priv *priv)
3693 {
3694 struct iwl3945_rx_queue *rxq = &priv->rxq;
3695 struct list_head *element;
3696 struct iwl3945_rx_mem_buffer *rxb;
3697 unsigned long flags;
3698 int write, rc;
3699
3700 spin_lock_irqsave(&rxq->lock, flags);
3701 write = rxq->write & ~0x7;
3702 while ((iwl3945_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
3703 /* Get next free Rx buffer, remove from free list */
3704 element = rxq->rx_free.next;
3705 rxb = list_entry(element, struct iwl3945_rx_mem_buffer, list);
3706 list_del(element);
3707
3708 /* Point to Rx buffer via next RBD in circular buffer */
3709 rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->dma_addr);
3710 rxq->queue[rxq->write] = rxb;
3711 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
3712 rxq->free_count--;
3713 }
3714 spin_unlock_irqrestore(&rxq->lock, flags);
3715 /* If the pre-allocated buffer pool is dropping low, schedule to
3716 * refill it */
3717 if (rxq->free_count <= RX_LOW_WATERMARK)
3718 queue_work(priv->workqueue, &priv->rx_replenish);
3719
3720
3721 /* If we've added more space for the firmware to place data, tell it.
3722 * Increment device's write pointer in multiples of 8. */
3723 if ((write != (rxq->write & ~0x7))
3724 || (abs(rxq->write - rxq->read) > 7)) {
3725 spin_lock_irqsave(&rxq->lock, flags);
3726 rxq->need_update = 1;
3727 spin_unlock_irqrestore(&rxq->lock, flags);
3728 rc = iwl3945_rx_queue_update_write_ptr(priv, rxq);
3729 if (rc)
3730 return rc;
3731 }
3732
3733 return 0;
3734 }
3735
3736 /**
3737 * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
3738 *
3739 * When moving to rx_free an SKB is allocated for the slot.
3740 *
3741 * Also restock the Rx queue via iwl3945_rx_queue_restock.
3742 * This is called as a scheduled work item (except for during initialization)
3743 */
3744 static void iwl3945_rx_allocate(struct iwl3945_priv *priv)
3745 {
3746 struct iwl3945_rx_queue *rxq = &priv->rxq;
3747 struct list_head *element;
3748 struct iwl3945_rx_mem_buffer *rxb;
3749 unsigned long flags;
3750 spin_lock_irqsave(&rxq->lock, flags);
3751 while (!list_empty(&rxq->rx_used)) {
3752 element = rxq->rx_used.next;
3753 rxb = list_entry(element, struct iwl3945_rx_mem_buffer, list);
3754
3755 /* Alloc a new receive buffer */
3756 rxb->skb =
3757 alloc_skb(IWL_RX_BUF_SIZE, __GFP_NOWARN | GFP_ATOMIC);
3758 if (!rxb->skb) {
3759 if (net_ratelimit())
3760 printk(KERN_CRIT DRV_NAME
3761 ": Can not allocate SKB buffers\n");
3762 /* We don't reschedule replenish work here -- we will
3763 * call the restock method and if it still needs
3764 * more buffers it will schedule replenish */
3765 break;
3766 }
3767
3768 /* If radiotap head is required, reserve some headroom here.
3769 * The physical head count is a variable rx_stats->phy_count.
3770 * We reserve 4 bytes here. Plus these extra bytes, the
3771 * headroom of the physical head should be enough for the
3772 * radiotap head that iwl3945 supported. See iwl3945_rt.
3773 */
3774 skb_reserve(rxb->skb, 4);
3775
3776 priv->alloc_rxb_skb++;
3777 list_del(element);
3778
3779 /* Get physical address of RB/SKB */
3780 rxb->dma_addr =
3781 pci_map_single(priv->pci_dev, rxb->skb->data,
3782 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
3783 list_add_tail(&rxb->list, &rxq->rx_free);
3784 rxq->free_count++;
3785 }
3786 spin_unlock_irqrestore(&rxq->lock, flags);
3787 }
3788
3789 /*
3790 * this should be called while priv->lock is locked
3791 */
3792 static void __iwl3945_rx_replenish(void *data)
3793 {
3794 struct iwl3945_priv *priv = data;
3795
3796 iwl3945_rx_allocate(priv);
3797 iwl3945_rx_queue_restock(priv);
3798 }
3799
3800
3801 void iwl3945_rx_replenish(void *data)
3802 {
3803 struct iwl3945_priv *priv = data;
3804 unsigned long flags;
3805
3806 iwl3945_rx_allocate(priv);
3807
3808 spin_lock_irqsave(&priv->lock, flags);
3809 iwl3945_rx_queue_restock(priv);
3810 spin_unlock_irqrestore(&priv->lock, flags);
3811 }
3812
3813 /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
3814 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
3815 * This free routine walks the list of POOL entries and if SKB is set to
3816 * non NULL it is unmapped and freed
3817 */
3818 static void iwl3945_rx_queue_free(struct iwl3945_priv *priv, struct iwl3945_rx_queue *rxq)
3819 {
3820 int i;
3821 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
3822 if (rxq->pool[i].skb != NULL) {
3823 pci_unmap_single(priv->pci_dev,
3824 rxq->pool[i].dma_addr,
3825 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
3826 dev_kfree_skb(rxq->pool[i].skb);
3827 }
3828 }
3829
3830 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
3831 rxq->dma_addr);
3832 rxq->bd = NULL;
3833 }
3834
3835 int iwl3945_rx_queue_alloc(struct iwl3945_priv *priv)
3836 {
3837 struct iwl3945_rx_queue *rxq = &priv->rxq;
3838 struct pci_dev *dev = priv->pci_dev;
3839 int i;
3840
3841 spin_lock_init(&rxq->lock);
3842 INIT_LIST_HEAD(&rxq->rx_free);
3843 INIT_LIST_HEAD(&rxq->rx_used);
3844
3845 /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
3846 rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
3847 if (!rxq->bd)
3848 return -ENOMEM;
3849
3850 /* Fill the rx_used queue with _all_ of the Rx buffers */
3851 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
3852 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
3853
3854 /* Set us so that we have processed and used all buffers, but have
3855 * not restocked the Rx queue with fresh buffers */
3856 rxq->read = rxq->write = 0;
3857 rxq->free_count = 0;
3858 rxq->need_update = 0;
3859 return 0;
3860 }
3861
3862 void iwl3945_rx_queue_reset(struct iwl3945_priv *priv, struct iwl3945_rx_queue *rxq)
3863 {
3864 unsigned long flags;
3865 int i;
3866 spin_lock_irqsave(&rxq->lock, flags);
3867 INIT_LIST_HEAD(&rxq->rx_free);
3868 INIT_LIST_HEAD(&rxq->rx_used);
3869 /* Fill the rx_used queue with _all_ of the Rx buffers */
3870 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
3871 /* In the reset function, these buffers may have been allocated
3872 * to an SKB, so we need to unmap and free potential storage */
3873 if (rxq->pool[i].skb != NULL) {
3874 pci_unmap_single(priv->pci_dev,
3875 rxq->pool[i].dma_addr,
3876 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
3877 priv->alloc_rxb_skb--;
3878 dev_kfree_skb(rxq->pool[i].skb);
3879 rxq->pool[i].skb = NULL;
3880 }
3881 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
3882 }
3883
3884 /* Set us so that we have processed and used all buffers, but have
3885 * not restocked the Rx queue with fresh buffers */
3886 rxq->read = rxq->write = 0;
3887 rxq->free_count = 0;
3888 spin_unlock_irqrestore(&rxq->lock, flags);
3889 }
3890
3891 /* Convert linear signal-to-noise ratio into dB */
3892 static u8 ratio2dB[100] = {
3893 /* 0 1 2 3 4 5 6 7 8 9 */
3894 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
3895 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
3896 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
3897 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
3898 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
3899 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
3900 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
3901 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
3902 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
3903 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
3904 };
3905
3906 /* Calculates a relative dB value from a ratio of linear
3907 * (i.e. not dB) signal levels.
3908 * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
3909 int iwl3945_calc_db_from_ratio(int sig_ratio)
3910 {
3911 /* 1000:1 or higher just report as 60 dB */
3912 if (sig_ratio >= 1000)
3913 return 60;
3914
3915 /* 100:1 or higher, divide by 10 and use table,
3916 * add 20 dB to make up for divide by 10 */
3917 if (sig_ratio >= 100)
3918 return (20 + (int)ratio2dB[sig_ratio/10]);
3919
3920 /* We shouldn't see this */
3921 if (sig_ratio < 1)
3922 return 0;
3923
3924 /* Use table for ratios 1:1 - 99:1 */
3925 return (int)ratio2dB[sig_ratio];
3926 }
3927
3928 #define PERFECT_RSSI (-20) /* dBm */
3929 #define WORST_RSSI (-95) /* dBm */
3930 #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
3931
3932 /* Calculate an indication of rx signal quality (a percentage, not dBm!).
3933 * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
3934 * about formulas used below. */
3935 int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
3936 {
3937 int sig_qual;
3938 int degradation = PERFECT_RSSI - rssi_dbm;
3939
3940 /* If we get a noise measurement, use signal-to-noise ratio (SNR)
3941 * as indicator; formula is (signal dbm - noise dbm).
3942 * SNR at or above 40 is a great signal (100%).
3943 * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
3944 * Weakest usable signal is usually 10 - 15 dB SNR. */
3945 if (noise_dbm) {
3946 if (rssi_dbm - noise_dbm >= 40)
3947 return 100;
3948 else if (rssi_dbm < noise_dbm)
3949 return 0;
3950 sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
3951
3952 /* Else use just the signal level.
3953 * This formula is a least squares fit of data points collected and
3954 * compared with a reference system that had a percentage (%) display
3955 * for signal quality. */
3956 } else
3957 sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
3958 (15 * RSSI_RANGE + 62 * degradation)) /
3959 (RSSI_RANGE * RSSI_RANGE);
3960
3961 if (sig_qual > 100)
3962 sig_qual = 100;
3963 else if (sig_qual < 1)
3964 sig_qual = 0;
3965
3966 return sig_qual;
3967 }
3968
3969 /**
3970 * iwl3945_rx_handle - Main entry function for receiving responses from uCode
3971 *
3972 * Uses the priv->rx_handlers callback function array to invoke
3973 * the appropriate handlers, including command responses,
3974 * frame-received notifications, and other notifications.
3975 */
3976 static void iwl3945_rx_handle(struct iwl3945_priv *priv)
3977 {
3978 struct iwl3945_rx_mem_buffer *rxb;
3979 struct iwl3945_rx_packet *pkt;
3980 struct iwl3945_rx_queue *rxq = &priv->rxq;
3981 u32 r, i;
3982 int reclaim;
3983 unsigned long flags;
3984 u8 fill_rx = 0;
3985 u32 count = 8;
3986
3987 /* uCode's read index (stored in shared DRAM) indicates the last Rx
3988 * buffer that the driver may process (last buffer filled by ucode). */
3989 r = iwl3945_hw_get_rx_read(priv);
3990 i = rxq->read;
3991
3992 if (iwl3945_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
3993 fill_rx = 1;
3994 /* Rx interrupt, but nothing sent from uCode */
3995 if (i == r)
3996 IWL_DEBUG(IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
3997
3998 while (i != r) {
3999 rxb = rxq->queue[i];
4000
4001 /* If an RXB doesn't have a Rx queue slot associated with it,
4002 * then a bug has been introduced in the queue refilling
4003 * routines -- catch it here */
4004 BUG_ON(rxb == NULL);
4005
4006 rxq->queue[i] = NULL;
4007
4008 pci_dma_sync_single_for_cpu(priv->pci_dev, rxb->dma_addr,
4009 IWL_RX_BUF_SIZE,
4010 PCI_DMA_FROMDEVICE);
4011 pkt = (struct iwl3945_rx_packet *)rxb->skb->data;
4012
4013 /* Reclaim a command buffer only if this packet is a response
4014 * to a (driver-originated) command.
4015 * If the packet (e.g. Rx frame) originated from uCode,
4016 * there is no command buffer to reclaim.
4017 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
4018 * but apparently a few don't get set; catch them here. */
4019 reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
4020 (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
4021 (pkt->hdr.cmd != REPLY_TX);
4022
4023 /* Based on type of command response or notification,
4024 * handle those that need handling via function in
4025 * rx_handlers table. See iwl3945_setup_rx_handlers() */
4026 if (priv->rx_handlers[pkt->hdr.cmd]) {
4027 IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
4028 "r = %d, i = %d, %s, 0x%02x\n", r, i,
4029 get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
4030 priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
4031 } else {
4032 /* No handling needed */
4033 IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
4034 "r %d i %d No handler needed for %s, 0x%02x\n",
4035 r, i, get_cmd_string(pkt->hdr.cmd),
4036 pkt->hdr.cmd);
4037 }
4038
4039 if (reclaim) {
4040 /* Invoke any callbacks, transfer the skb to caller, and
4041 * fire off the (possibly) blocking iwl3945_send_cmd()
4042 * as we reclaim the driver command queue */
4043 if (rxb && rxb->skb)
4044 iwl3945_tx_cmd_complete(priv, rxb);
4045 else
4046 IWL_WARNING("Claim null rxb?\n");
4047 }
4048
4049 /* For now we just don't re-use anything. We can tweak this
4050 * later to try and re-use notification packets and SKBs that
4051 * fail to Rx correctly */
4052 if (rxb->skb != NULL) {
4053 priv->alloc_rxb_skb--;
4054 dev_kfree_skb_any(rxb->skb);
4055 rxb->skb = NULL;
4056 }
4057
4058 pci_unmap_single(priv->pci_dev, rxb->dma_addr,
4059 IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
4060 spin_lock_irqsave(&rxq->lock, flags);
4061 list_add_tail(&rxb->list, &priv->rxq.rx_used);
4062 spin_unlock_irqrestore(&rxq->lock, flags);
4063 i = (i + 1) & RX_QUEUE_MASK;
4064 /* If there are a lot of unused frames,
4065 * restock the Rx queue so ucode won't assert. */
4066 if (fill_rx) {
4067 count++;
4068 if (count >= 8) {
4069 priv->rxq.read = i;
4070 __iwl3945_rx_replenish(priv);
4071 count = 0;
4072 }
4073 }
4074 }
4075
4076 /* Backtrack one entry */
4077 priv->rxq.read = i;
4078 iwl3945_rx_queue_restock(priv);
4079 }
4080
4081 /**
4082 * iwl3945_tx_queue_update_write_ptr - Send new write index to hardware
4083 */
4084 static int iwl3945_tx_queue_update_write_ptr(struct iwl3945_priv *priv,
4085 struct iwl3945_tx_queue *txq)
4086 {
4087 u32 reg = 0;
4088 int rc = 0;
4089 int txq_id = txq->q.id;
4090
4091 if (txq->need_update == 0)
4092 return rc;
4093
4094 /* if we're trying to save power */
4095 if (test_bit(STATUS_POWER_PMI, &priv->status)) {
4096 /* wake up nic if it's powered down ...
4097 * uCode will wake up, and interrupt us again, so next
4098 * time we'll skip this part. */
4099 reg = iwl3945_read32(priv, CSR_UCODE_DRV_GP1);
4100
4101 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
4102 IWL_DEBUG_INFO("Requesting wakeup, GP1 = 0x%x\n", reg);
4103 iwl3945_set_bit(priv, CSR_GP_CNTRL,
4104 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
4105 return rc;
4106 }
4107
4108 /* restore this queue's parameters in nic hardware. */
4109 rc = iwl3945_grab_nic_access(priv);
4110 if (rc)
4111 return rc;
4112 iwl3945_write_direct32(priv, HBUS_TARG_WRPTR,
4113 txq->q.write_ptr | (txq_id << 8));
4114 iwl3945_release_nic_access(priv);
4115
4116 /* else not in power-save mode, uCode will never sleep when we're
4117 * trying to tx (during RFKILL, we're not trying to tx). */
4118 } else
4119 iwl3945_write32(priv, HBUS_TARG_WRPTR,
4120 txq->q.write_ptr | (txq_id << 8));
4121
4122 txq->need_update = 0;
4123
4124 return rc;
4125 }
4126
4127 #ifdef CONFIG_IWL3945_DEBUG
4128 static void iwl3945_print_rx_config_cmd(struct iwl3945_rxon_cmd *rxon)
4129 {
4130 DECLARE_MAC_BUF(mac);
4131
4132 IWL_DEBUG_RADIO("RX CONFIG:\n");
4133 iwl3945_print_hex_dump(IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
4134 IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
4135 IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
4136 IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
4137 le32_to_cpu(rxon->filter_flags));
4138 IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
4139 IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
4140 rxon->ofdm_basic_rates);
4141 IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
4142 IWL_DEBUG_RADIO("u8[6] node_addr: %s\n",
4143 print_mac(mac, rxon->node_addr));
4144 IWL_DEBUG_RADIO("u8[6] bssid_addr: %s\n",
4145 print_mac(mac, rxon->bssid_addr));
4146 IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
4147 }
4148 #endif
4149
4150 static void iwl3945_enable_interrupts(struct iwl3945_priv *priv)
4151 {
4152 IWL_DEBUG_ISR("Enabling interrupts\n");
4153 set_bit(STATUS_INT_ENABLED, &priv->status);
4154 iwl3945_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK);
4155 }
4156
4157
4158 /* call this function to flush any scheduled tasklet */
4159 static inline void iwl_synchronize_irq(struct iwl3945_priv *priv)
4160 {
4161 /* wait to make sure we flush pedding tasklet*/
4162 synchronize_irq(priv->pci_dev->irq);
4163 tasklet_kill(&priv->irq_tasklet);
4164 }
4165
4166
4167 static inline void iwl3945_disable_interrupts(struct iwl3945_priv *priv)
4168 {
4169 clear_bit(STATUS_INT_ENABLED, &priv->status);
4170
4171 /* disable interrupts from uCode/NIC to host */
4172 iwl3945_write32(priv, CSR_INT_MASK, 0x00000000);
4173
4174 /* acknowledge/clear/reset any interrupts still pending
4175 * from uCode or flow handler (Rx/Tx DMA) */
4176 iwl3945_write32(priv, CSR_INT, 0xffffffff);
4177 iwl3945_write32(priv, CSR_FH_INT_STATUS, 0xffffffff);
4178 IWL_DEBUG_ISR("Disabled interrupts\n");
4179 }
4180
4181 static const char *desc_lookup(int i)
4182 {
4183 switch (i) {
4184 case 1:
4185 return "FAIL";
4186 case 2:
4187 return "BAD_PARAM";
4188 case 3:
4189 return "BAD_CHECKSUM";
4190 case 4:
4191 return "NMI_INTERRUPT";
4192 case 5:
4193 return "SYSASSERT";
4194 case 6:
4195 return "FATAL_ERROR";
4196 }
4197
4198 return "UNKNOWN";
4199 }
4200
4201 #define ERROR_START_OFFSET (1 * sizeof(u32))
4202 #define ERROR_ELEM_SIZE (7 * sizeof(u32))
4203
4204 static void iwl3945_dump_nic_error_log(struct iwl3945_priv *priv)
4205 {
4206 u32 i;
4207 u32 desc, time, count, base, data1;
4208 u32 blink1, blink2, ilink1, ilink2;
4209 int rc;
4210
4211 base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
4212
4213 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
4214 IWL_ERROR("Not valid error log pointer 0x%08X\n", base);
4215 return;
4216 }
4217
4218 rc = iwl3945_grab_nic_access(priv);
4219 if (rc) {
4220 IWL_WARNING("Can not read from adapter at this time.\n");
4221 return;
4222 }
4223
4224 count = iwl3945_read_targ_mem(priv, base);
4225
4226 if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
4227 IWL_ERROR("Start IWL Error Log Dump:\n");
4228 IWL_ERROR("Status: 0x%08lX, count: %d\n", priv->status, count);
4229 }
4230
4231 IWL_ERROR("Desc Time asrtPC blink2 "
4232 "ilink1 nmiPC Line\n");
4233 for (i = ERROR_START_OFFSET;
4234 i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
4235 i += ERROR_ELEM_SIZE) {
4236 desc = iwl3945_read_targ_mem(priv, base + i);
4237 time =
4238 iwl3945_read_targ_mem(priv, base + i + 1 * sizeof(u32));
4239 blink1 =
4240 iwl3945_read_targ_mem(priv, base + i + 2 * sizeof(u32));
4241 blink2 =
4242 iwl3945_read_targ_mem(priv, base + i + 3 * sizeof(u32));
4243 ilink1 =
4244 iwl3945_read_targ_mem(priv, base + i + 4 * sizeof(u32));
4245 ilink2 =
4246 iwl3945_read_targ_mem(priv, base + i + 5 * sizeof(u32));
4247 data1 =
4248 iwl3945_read_targ_mem(priv, base + i + 6 * sizeof(u32));
4249
4250 IWL_ERROR
4251 ("%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
4252 desc_lookup(desc), desc, time, blink1, blink2,
4253 ilink1, ilink2, data1);
4254 }
4255
4256 iwl3945_release_nic_access(priv);
4257
4258 }
4259
4260 #define EVENT_START_OFFSET (6 * sizeof(u32))
4261
4262 /**
4263 * iwl3945_print_event_log - Dump error event log to syslog
4264 *
4265 * NOTE: Must be called with iwl3945_grab_nic_access() already obtained!
4266 */
4267 static void iwl3945_print_event_log(struct iwl3945_priv *priv, u32 start_idx,
4268 u32 num_events, u32 mode)
4269 {
4270 u32 i;
4271 u32 base; /* SRAM byte address of event log header */
4272 u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
4273 u32 ptr; /* SRAM byte address of log data */
4274 u32 ev, time, data; /* event log data */
4275
4276 if (num_events == 0)
4277 return;
4278
4279 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
4280
4281 if (mode == 0)
4282 event_size = 2 * sizeof(u32);
4283 else
4284 event_size = 3 * sizeof(u32);
4285
4286 ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
4287
4288 /* "time" is actually "data" for mode 0 (no timestamp).
4289 * place event id # at far right for easier visual parsing. */
4290 for (i = 0; i < num_events; i++) {
4291 ev = iwl3945_read_targ_mem(priv, ptr);
4292 ptr += sizeof(u32);
4293 time = iwl3945_read_targ_mem(priv, ptr);
4294 ptr += sizeof(u32);
4295 if (mode == 0)
4296 IWL_ERROR("0x%08x\t%04u\n", time, ev); /* data, ev */
4297 else {
4298 data = iwl3945_read_targ_mem(priv, ptr);
4299 ptr += sizeof(u32);
4300 IWL_ERROR("%010u\t0x%08x\t%04u\n", time, data, ev);
4301 }
4302 }
4303 }
4304
4305 static void iwl3945_dump_nic_event_log(struct iwl3945_priv *priv)
4306 {
4307 int rc;
4308 u32 base; /* SRAM byte address of event log header */
4309 u32 capacity; /* event log capacity in # entries */
4310 u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
4311 u32 num_wraps; /* # times uCode wrapped to top of log */
4312 u32 next_entry; /* index of next entry to be written by uCode */
4313 u32 size; /* # entries that we'll print */
4314
4315 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
4316 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
4317 IWL_ERROR("Invalid event log pointer 0x%08X\n", base);
4318 return;
4319 }
4320
4321 rc = iwl3945_grab_nic_access(priv);
4322 if (rc) {
4323 IWL_WARNING("Can not read from adapter at this time.\n");
4324 return;
4325 }
4326
4327 /* event log header */
4328 capacity = iwl3945_read_targ_mem(priv, base);
4329 mode = iwl3945_read_targ_mem(priv, base + (1 * sizeof(u32)));
4330 num_wraps = iwl3945_read_targ_mem(priv, base + (2 * sizeof(u32)));
4331 next_entry = iwl3945_read_targ_mem(priv, base + (3 * sizeof(u32)));
4332
4333 size = num_wraps ? capacity : next_entry;
4334
4335 /* bail out if nothing in log */
4336 if (size == 0) {
4337 IWL_ERROR("Start IWL Event Log Dump: nothing in log\n");
4338 iwl3945_release_nic_access(priv);
4339 return;
4340 }
4341
4342 IWL_ERROR("Start IWL Event Log Dump: display count %d, wraps %d\n",
4343 size, num_wraps);
4344
4345 /* if uCode has wrapped back to top of log, start at the oldest entry,
4346 * i.e the next one that uCode would fill. */
4347 if (num_wraps)
4348 iwl3945_print_event_log(priv, next_entry,
4349 capacity - next_entry, mode);
4350
4351 /* (then/else) start at top of log */
4352 iwl3945_print_event_log(priv, 0, next_entry, mode);
4353
4354 iwl3945_release_nic_access(priv);
4355 }
4356
4357 /**
4358 * iwl3945_irq_handle_error - called for HW or SW error interrupt from card
4359 */
4360 static void iwl3945_irq_handle_error(struct iwl3945_priv *priv)
4361 {
4362 /* Set the FW error flag -- cleared on iwl3945_down */
4363 set_bit(STATUS_FW_ERROR, &priv->status);
4364
4365 /* Cancel currently queued command. */
4366 clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
4367
4368 #ifdef CONFIG_IWL3945_DEBUG
4369 if (iwl3945_debug_level & IWL_DL_FW_ERRORS) {
4370 iwl3945_dump_nic_error_log(priv);
4371 iwl3945_dump_nic_event_log(priv);
4372 iwl3945_print_rx_config_cmd(&priv->staging_rxon);
4373 }
4374 #endif
4375
4376 wake_up_interruptible(&priv->wait_command_queue);
4377
4378 /* Keep the restart process from trying to send host
4379 * commands by clearing the INIT status bit */
4380 clear_bit(STATUS_READY, &priv->status);
4381
4382 if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
4383 IWL_DEBUG(IWL_DL_INFO | IWL_DL_FW_ERRORS,
4384 "Restarting adapter due to uCode error.\n");
4385
4386 if (iwl3945_is_associated(priv)) {
4387 memcpy(&priv->recovery_rxon, &priv->active_rxon,
4388 sizeof(priv->recovery_rxon));
4389 priv->error_recovering = 1;
4390 }
4391 queue_work(priv->workqueue, &priv->restart);
4392 }
4393 }
4394
4395 static void iwl3945_error_recovery(struct iwl3945_priv *priv)
4396 {
4397 unsigned long flags;
4398
4399 memcpy(&priv->staging_rxon, &priv->recovery_rxon,
4400 sizeof(priv->staging_rxon));
4401 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
4402 iwl3945_commit_rxon(priv);
4403
4404 iwl3945_add_station(priv, priv->bssid, 1, 0);
4405
4406 spin_lock_irqsave(&priv->lock, flags);
4407 priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
4408 priv->error_recovering = 0;
4409 spin_unlock_irqrestore(&priv->lock, flags);
4410 }
4411
4412 static void iwl3945_irq_tasklet(struct iwl3945_priv *priv)
4413 {
4414 u32 inta, handled = 0;
4415 u32 inta_fh;
4416 unsigned long flags;
4417 #ifdef CONFIG_IWL3945_DEBUG
4418 u32 inta_mask;
4419 #endif
4420
4421 spin_lock_irqsave(&priv->lock, flags);
4422
4423 /* Ack/clear/reset pending uCode interrupts.
4424 * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
4425 * and will clear only when CSR_FH_INT_STATUS gets cleared. */
4426 inta = iwl3945_read32(priv, CSR_INT);
4427 iwl3945_write32(priv, CSR_INT, inta);
4428
4429 /* Ack/clear/reset pending flow-handler (DMA) interrupts.
4430 * Any new interrupts that happen after this, either while we're
4431 * in this tasklet, or later, will show up in next ISR/tasklet. */
4432 inta_fh = iwl3945_read32(priv, CSR_FH_INT_STATUS);
4433 iwl3945_write32(priv, CSR_FH_INT_STATUS, inta_fh);
4434
4435 #ifdef CONFIG_IWL3945_DEBUG
4436 if (iwl3945_debug_level & IWL_DL_ISR) {
4437 /* just for debug */
4438 inta_mask = iwl3945_read32(priv, CSR_INT_MASK);
4439 IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
4440 inta, inta_mask, inta_fh);
4441 }
4442 #endif
4443
4444 /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
4445 * atomic, make sure that inta covers all the interrupts that
4446 * we've discovered, even if FH interrupt came in just after
4447 * reading CSR_INT. */
4448 if (inta_fh & CSR39_FH_INT_RX_MASK)
4449 inta |= CSR_INT_BIT_FH_RX;
4450 if (inta_fh & CSR39_FH_INT_TX_MASK)
4451 inta |= CSR_INT_BIT_FH_TX;
4452
4453 /* Now service all interrupt bits discovered above. */
4454 if (inta & CSR_INT_BIT_HW_ERR) {
4455 IWL_ERROR("Microcode HW error detected. Restarting.\n");
4456
4457 /* Tell the device to stop sending interrupts */
4458 iwl3945_disable_interrupts(priv);
4459
4460 iwl3945_irq_handle_error(priv);
4461
4462 handled |= CSR_INT_BIT_HW_ERR;
4463
4464 spin_unlock_irqrestore(&priv->lock, flags);
4465
4466 return;
4467 }
4468
4469 #ifdef CONFIG_IWL3945_DEBUG
4470 if (iwl3945_debug_level & (IWL_DL_ISR)) {
4471 /* NIC fires this, but we don't use it, redundant with WAKEUP */
4472 if (inta & CSR_INT_BIT_SCD)
4473 IWL_DEBUG_ISR("Scheduler finished to transmit "
4474 "the frame/frames.\n");
4475
4476 /* Alive notification via Rx interrupt will do the real work */
4477 if (inta & CSR_INT_BIT_ALIVE)
4478 IWL_DEBUG_ISR("Alive interrupt\n");
4479 }
4480 #endif
4481 /* Safely ignore these bits for debug checks below */
4482 inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
4483
4484 /* HW RF KILL switch toggled (4965 only) */
4485 if (inta & CSR_INT_BIT_RF_KILL) {
4486 int hw_rf_kill = 0;
4487 if (!(iwl3945_read32(priv, CSR_GP_CNTRL) &
4488 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
4489 hw_rf_kill = 1;
4490
4491 IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL | IWL_DL_ISR,
4492 "RF_KILL bit toggled to %s.\n",
4493 hw_rf_kill ? "disable radio":"enable radio");
4494
4495 /* Queue restart only if RF_KILL switch was set to "kill"
4496 * when we loaded driver, and is now set to "enable".
4497 * After we're Alive, RF_KILL gets handled by
4498 * iwl3945_rx_card_state_notif() */
4499 if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status)) {
4500 clear_bit(STATUS_RF_KILL_HW, &priv->status);
4501 queue_work(priv->workqueue, &priv->restart);
4502 }
4503
4504 handled |= CSR_INT_BIT_RF_KILL;
4505 }
4506
4507 /* Chip got too hot and stopped itself (4965 only) */
4508 if (inta & CSR_INT_BIT_CT_KILL) {
4509 IWL_ERROR("Microcode CT kill error detected.\n");
4510 handled |= CSR_INT_BIT_CT_KILL;
4511 }
4512
4513 /* Error detected by uCode */
4514 if (inta & CSR_INT_BIT_SW_ERR) {
4515 IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n",
4516 inta);
4517 iwl3945_irq_handle_error(priv);
4518 handled |= CSR_INT_BIT_SW_ERR;
4519 }
4520
4521 /* uCode wakes up after power-down sleep */
4522 if (inta & CSR_INT_BIT_WAKEUP) {
4523 IWL_DEBUG_ISR("Wakeup interrupt\n");
4524 iwl3945_rx_queue_update_write_ptr(priv, &priv->rxq);
4525 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[0]);
4526 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[1]);
4527 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[2]);
4528 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[3]);
4529 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[4]);
4530 iwl3945_tx_queue_update_write_ptr(priv, &priv->txq[5]);
4531
4532 handled |= CSR_INT_BIT_WAKEUP;
4533 }
4534
4535 /* All uCode command responses, including Tx command responses,
4536 * Rx "responses" (frame-received notification), and other
4537 * notifications from uCode come through here*/
4538 if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
4539 iwl3945_rx_handle(priv);
4540 handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
4541 }
4542
4543 if (inta & CSR_INT_BIT_FH_TX) {
4544 IWL_DEBUG_ISR("Tx interrupt\n");
4545
4546 iwl3945_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
4547 if (!iwl3945_grab_nic_access(priv)) {
4548 iwl3945_write_direct32(priv,
4549 FH_TCSR_CREDIT
4550 (ALM_FH_SRVC_CHNL), 0x0);
4551 iwl3945_release_nic_access(priv);
4552 }
4553 handled |= CSR_INT_BIT_FH_TX;
4554 }
4555
4556 if (inta & ~handled)
4557 IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
4558
4559 if (inta & ~CSR_INI_SET_MASK) {
4560 IWL_WARNING("Disabled INTA bits 0x%08x were pending\n",
4561 inta & ~CSR_INI_SET_MASK);
4562 IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh);
4563 }
4564
4565 /* Re-enable all interrupts */
4566 /* only Re-enable if disabled by irq */
4567 if (test_bit(STATUS_INT_ENABLED, &priv->status))
4568 iwl3945_enable_interrupts(priv);
4569
4570 #ifdef CONFIG_IWL3945_DEBUG
4571 if (iwl3945_debug_level & (IWL_DL_ISR)) {
4572 inta = iwl3945_read32(priv, CSR_INT);
4573 inta_mask = iwl3945_read32(priv, CSR_INT_MASK);
4574 inta_fh = iwl3945_read32(priv, CSR_FH_INT_STATUS);
4575 IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
4576 "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
4577 }
4578 #endif
4579 spin_unlock_irqrestore(&priv->lock, flags);
4580 }
4581
4582 static irqreturn_t iwl3945_isr(int irq, void *data)
4583 {
4584 struct iwl3945_priv *priv = data;
4585 u32 inta, inta_mask;
4586 u32 inta_fh;
4587 if (!priv)
4588 return IRQ_NONE;
4589
4590 spin_lock(&priv->lock);
4591
4592 /* Disable (but don't clear!) interrupts here to avoid
4593 * back-to-back ISRs and sporadic interrupts from our NIC.
4594 * If we have something to service, the tasklet will re-enable ints.
4595 * If we *don't* have something, we'll re-enable before leaving here. */
4596 inta_mask = iwl3945_read32(priv, CSR_INT_MASK); /* just for debug */
4597 iwl3945_write32(priv, CSR_INT_MASK, 0x00000000);
4598
4599 /* Discover which interrupts are active/pending */
4600 inta = iwl3945_read32(priv, CSR_INT);
4601 inta_fh = iwl3945_read32(priv, CSR_FH_INT_STATUS);
4602
4603 /* Ignore interrupt if there's nothing in NIC to service.
4604 * This may be due to IRQ shared with another device,
4605 * or due to sporadic interrupts thrown from our NIC. */
4606 if (!inta && !inta_fh) {
4607 IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
4608 goto none;
4609 }
4610
4611 if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
4612 /* Hardware disappeared */
4613 IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta);
4614 goto unplugged;
4615 }
4616
4617 IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
4618 inta, inta_mask, inta_fh);
4619
4620 inta &= ~CSR_INT_BIT_SCD;
4621
4622 /* iwl3945_irq_tasklet() will service interrupts and re-enable them */
4623 if (likely(inta || inta_fh))
4624 tasklet_schedule(&priv->irq_tasklet);
4625 unplugged:
4626 spin_unlock(&priv->lock);
4627
4628 return IRQ_HANDLED;
4629
4630 none:
4631 /* re-enable interrupts here since we don't have anything to service. */
4632 /* only Re-enable if disabled by irq */
4633 if (test_bit(STATUS_INT_ENABLED, &priv->status))
4634 iwl3945_enable_interrupts(priv);
4635 spin_unlock(&priv->lock);
4636 return IRQ_NONE;
4637 }
4638
4639 /************************** EEPROM BANDS ****************************
4640 *
4641 * The iwl3945_eeprom_band definitions below provide the mapping from the
4642 * EEPROM contents to the specific channel number supported for each
4643 * band.
4644 *
4645 * For example, iwl3945_priv->eeprom.band_3_channels[4] from the band_3
4646 * definition below maps to physical channel 42 in the 5.2GHz spectrum.
4647 * The specific geography and calibration information for that channel
4648 * is contained in the eeprom map itself.
4649 *
4650 * During init, we copy the eeprom information and channel map
4651 * information into priv->channel_info_24/52 and priv->channel_map_24/52
4652 *
4653 * channel_map_24/52 provides the index in the channel_info array for a
4654 * given channel. We have to have two separate maps as there is channel
4655 * overlap with the 2.4GHz and 5.2GHz spectrum as seen in band_1 and
4656 * band_2
4657 *
4658 * A value of 0xff stored in the channel_map indicates that the channel
4659 * is not supported by the hardware at all.
4660 *
4661 * A value of 0xfe in the channel_map indicates that the channel is not
4662 * valid for Tx with the current hardware. This means that
4663 * while the system can tune and receive on a given channel, it may not
4664 * be able to associate or transmit any frames on that
4665 * channel. There is no corresponding channel information for that
4666 * entry.
4667 *
4668 *********************************************************************/
4669
4670 /* 2.4 GHz */
4671 static const u8 iwl3945_eeprom_band_1[14] = {
4672 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
4673 };
4674
4675 /* 5.2 GHz bands */
4676 static const u8 iwl3945_eeprom_band_2[] = { /* 4915-5080MHz */
4677 183, 184, 185, 187, 188, 189, 192, 196, 7, 8, 11, 12, 16
4678 };
4679
4680 static const u8 iwl3945_eeprom_band_3[] = { /* 5170-5320MHz */
4681 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
4682 };
4683
4684 static const u8 iwl3945_eeprom_band_4[] = { /* 5500-5700MHz */
4685 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
4686 };
4687
4688 static const u8 iwl3945_eeprom_band_5[] = { /* 5725-5825MHz */
4689 145, 149, 153, 157, 161, 165
4690 };
4691
4692 static void iwl3945_init_band_reference(const struct iwl3945_priv *priv, int band,
4693 int *eeprom_ch_count,
4694 const struct iwl3945_eeprom_channel
4695 **eeprom_ch_info,
4696 const u8 **eeprom_ch_index)
4697 {
4698 switch (band) {
4699 case 1: /* 2.4GHz band */
4700 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_1);
4701 *eeprom_ch_info = priv->eeprom.band_1_channels;
4702 *eeprom_ch_index = iwl3945_eeprom_band_1;
4703 break;
4704 case 2: /* 4.9GHz band */
4705 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_2);
4706 *eeprom_ch_info = priv->eeprom.band_2_channels;
4707 *eeprom_ch_index = iwl3945_eeprom_band_2;
4708 break;
4709 case 3: /* 5.2GHz band */
4710 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_3);
4711 *eeprom_ch_info = priv->eeprom.band_3_channels;
4712 *eeprom_ch_index = iwl3945_eeprom_band_3;
4713 break;
4714 case 4: /* 5.5GHz band */
4715 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_4);
4716 *eeprom_ch_info = priv->eeprom.band_4_channels;
4717 *eeprom_ch_index = iwl3945_eeprom_band_4;
4718 break;
4719 case 5: /* 5.7GHz band */
4720 *eeprom_ch_count = ARRAY_SIZE(iwl3945_eeprom_band_5);
4721 *eeprom_ch_info = priv->eeprom.band_5_channels;
4722 *eeprom_ch_index = iwl3945_eeprom_band_5;
4723 break;
4724 default:
4725 BUG();
4726 return;
4727 }
4728 }
4729
4730 /**
4731 * iwl3945_get_channel_info - Find driver's private channel info
4732 *
4733 * Based on band and channel number.
4734 */
4735 const struct iwl3945_channel_info *iwl3945_get_channel_info(const struct iwl3945_priv *priv,
4736 enum ieee80211_band band, u16 channel)
4737 {
4738 int i;
4739
4740 switch (band) {
4741 case IEEE80211_BAND_5GHZ:
4742 for (i = 14; i < priv->channel_count; i++) {
4743 if (priv->channel_info[i].channel == channel)
4744 return &priv->channel_info[i];
4745 }
4746 break;
4747
4748 case IEEE80211_BAND_2GHZ:
4749 if (channel >= 1 && channel <= 14)
4750 return &priv->channel_info[channel - 1];
4751 break;
4752 case IEEE80211_NUM_BANDS:
4753 WARN_ON(1);
4754 }
4755
4756 return NULL;
4757 }
4758
4759 #define CHECK_AND_PRINT(x) ((eeprom_ch_info[ch].flags & EEPROM_CHANNEL_##x) \
4760 ? # x " " : "")
4761
4762 /**
4763 * iwl3945_init_channel_map - Set up driver's info for all possible channels
4764 */
4765 static int iwl3945_init_channel_map(struct iwl3945_priv *priv)
4766 {
4767 int eeprom_ch_count = 0;
4768 const u8 *eeprom_ch_index = NULL;
4769 const struct iwl3945_eeprom_channel *eeprom_ch_info = NULL;
4770 int band, ch;
4771 struct iwl3945_channel_info *ch_info;
4772
4773 if (priv->channel_count) {
4774 IWL_DEBUG_INFO("Channel map already initialized.\n");
4775 return 0;
4776 }
4777
4778 if (priv->eeprom.version < 0x2f) {
4779 IWL_WARNING("Unsupported EEPROM version: 0x%04X\n",
4780 priv->eeprom.version);
4781 return -EINVAL;
4782 }
4783
4784 IWL_DEBUG_INFO("Initializing regulatory info from EEPROM\n");
4785
4786 priv->channel_count =
4787 ARRAY_SIZE(iwl3945_eeprom_band_1) +
4788 ARRAY_SIZE(iwl3945_eeprom_band_2) +
4789 ARRAY_SIZE(iwl3945_eeprom_band_3) +
4790 ARRAY_SIZE(iwl3945_eeprom_band_4) +
4791 ARRAY_SIZE(iwl3945_eeprom_band_5);
4792
4793 IWL_DEBUG_INFO("Parsing data for %d channels.\n", priv->channel_count);
4794
4795 priv->channel_info = kzalloc(sizeof(struct iwl3945_channel_info) *
4796 priv->channel_count, GFP_KERNEL);
4797 if (!priv->channel_info) {
4798 IWL_ERROR("Could not allocate channel_info\n");
4799 priv->channel_count = 0;
4800 return -ENOMEM;
4801 }
4802
4803 ch_info = priv->channel_info;
4804
4805 /* Loop through the 5 EEPROM bands adding them in order to the
4806 * channel map we maintain (that contains additional information than
4807 * what just in the EEPROM) */
4808 for (band = 1; band <= 5; band++) {
4809
4810 iwl3945_init_band_reference(priv, band, &eeprom_ch_count,
4811 &eeprom_ch_info, &eeprom_ch_index);
4812
4813 /* Loop through each band adding each of the channels */
4814 for (ch = 0; ch < eeprom_ch_count; ch++) {
4815 ch_info->channel = eeprom_ch_index[ch];
4816 ch_info->band = (band == 1) ? IEEE80211_BAND_2GHZ :
4817 IEEE80211_BAND_5GHZ;
4818
4819 /* permanently store EEPROM's channel regulatory flags
4820 * and max power in channel info database. */
4821 ch_info->eeprom = eeprom_ch_info[ch];
4822
4823 /* Copy the run-time flags so they are there even on
4824 * invalid channels */
4825 ch_info->flags = eeprom_ch_info[ch].flags;
4826
4827 if (!(is_channel_valid(ch_info))) {
4828 IWL_DEBUG_INFO("Ch. %d Flags %x [%sGHz] - "
4829 "No traffic\n",
4830 ch_info->channel,
4831 ch_info->flags,
4832 is_channel_a_band(ch_info) ?
4833 "5.2" : "2.4");
4834 ch_info++;
4835 continue;
4836 }
4837
4838 /* Initialize regulatory-based run-time data */
4839 ch_info->max_power_avg = ch_info->curr_txpow =
4840 eeprom_ch_info[ch].max_power_avg;
4841 ch_info->scan_power = eeprom_ch_info[ch].max_power_avg;
4842 ch_info->min_power = 0;
4843
4844 IWL_DEBUG_INFO("Ch. %d [%sGHz] %s%s%s%s%s%s(0x%02x"
4845 " %ddBm): Ad-Hoc %ssupported\n",
4846 ch_info->channel,
4847 is_channel_a_band(ch_info) ?
4848 "5.2" : "2.4",
4849 CHECK_AND_PRINT(VALID),
4850 CHECK_AND_PRINT(IBSS),
4851 CHECK_AND_PRINT(ACTIVE),
4852 CHECK_AND_PRINT(RADAR),
4853 CHECK_AND_PRINT(WIDE),
4854 CHECK_AND_PRINT(DFS),
4855 eeprom_ch_info[ch].flags,
4856 eeprom_ch_info[ch].max_power_avg,
4857 ((eeprom_ch_info[ch].
4858 flags & EEPROM_CHANNEL_IBSS)
4859 && !(eeprom_ch_info[ch].
4860 flags & EEPROM_CHANNEL_RADAR))
4861 ? "" : "not ");
4862
4863 /* Set the user_txpower_limit to the highest power
4864 * supported by any channel */
4865 if (eeprom_ch_info[ch].max_power_avg >
4866 priv->user_txpower_limit)
4867 priv->user_txpower_limit =
4868 eeprom_ch_info[ch].max_power_avg;
4869
4870 ch_info++;
4871 }
4872 }
4873
4874 /* Set up txpower settings in driver for all channels */
4875 if (iwl3945_txpower_set_from_eeprom(priv))
4876 return -EIO;
4877
4878 return 0;
4879 }
4880
4881 /*
4882 * iwl3945_free_channel_map - undo allocations in iwl3945_init_channel_map
4883 */
4884 static void iwl3945_free_channel_map(struct iwl3945_priv *priv)
4885 {
4886 kfree(priv->channel_info);
4887 priv->channel_count = 0;
4888 }
4889
4890 /* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after
4891 * sending probe req. This should be set long enough to hear probe responses
4892 * from more than one AP. */
4893 #define IWL_ACTIVE_DWELL_TIME_24 (20) /* all times in msec */
4894 #define IWL_ACTIVE_DWELL_TIME_52 (10)
4895
4896 /* For faster active scanning, scan will move to the next channel if fewer than
4897 * PLCP_QUIET_THRESH packets are heard on this channel within
4898 * ACTIVE_QUIET_TIME after sending probe request. This shortens the dwell
4899 * time if it's a quiet channel (nothing responded to our probe, and there's
4900 * no other traffic).
4901 * Disable "quiet" feature by setting PLCP_QUIET_THRESH to 0. */
4902 #define IWL_PLCP_QUIET_THRESH __constant_cpu_to_le16(1) /* packets */
4903 #define IWL_ACTIVE_QUIET_TIME __constant_cpu_to_le16(5) /* msec */
4904
4905 /* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel.
4906 * Must be set longer than active dwell time.
4907 * For the most reliable scan, set > AP beacon interval (typically 100msec). */
4908 #define IWL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */
4909 #define IWL_PASSIVE_DWELL_TIME_52 (10)
4910 #define IWL_PASSIVE_DWELL_BASE (100)
4911 #define IWL_CHANNEL_TUNE_TIME 5
4912
4913 static inline u16 iwl3945_get_active_dwell_time(struct iwl3945_priv *priv,
4914 enum ieee80211_band band)
4915 {
4916 if (band == IEEE80211_BAND_5GHZ)
4917 return IWL_ACTIVE_DWELL_TIME_52;
4918 else
4919 return IWL_ACTIVE_DWELL_TIME_24;
4920 }
4921
4922 static u16 iwl3945_get_passive_dwell_time(struct iwl3945_priv *priv,
4923 enum ieee80211_band band)
4924 {
4925 u16 active = iwl3945_get_active_dwell_time(priv, band);
4926 u16 passive = (band == IEEE80211_BAND_2GHZ) ?
4927 IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_24 :
4928 IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_52;
4929
4930 if (iwl3945_is_associated(priv)) {
4931 /* If we're associated, we clamp the maximum passive
4932 * dwell time to be 98% of the beacon interval (minus
4933 * 2 * channel tune time) */
4934 passive = priv->beacon_int;
4935 if ((passive > IWL_PASSIVE_DWELL_BASE) || !passive)
4936 passive = IWL_PASSIVE_DWELL_BASE;
4937 passive = (passive * 98) / 100 - IWL_CHANNEL_TUNE_TIME * 2;
4938 }
4939
4940 if (passive <= active)
4941 passive = active + 1;
4942
4943 return passive;
4944 }
4945
4946 static int iwl3945_get_channels_for_scan(struct iwl3945_priv *priv,
4947 enum ieee80211_band band,
4948 u8 is_active, u8 direct_mask,
4949 struct iwl3945_scan_channel *scan_ch)
4950 {
4951 const struct ieee80211_channel *channels = NULL;
4952 const struct ieee80211_supported_band *sband;
4953 const struct iwl3945_channel_info *ch_info;
4954 u16 passive_dwell = 0;
4955 u16 active_dwell = 0;
4956 int added, i;
4957
4958 sband = iwl3945_get_band(priv, band);
4959 if (!sband)
4960 return 0;
4961
4962 channels = sband->channels;
4963
4964 active_dwell = iwl3945_get_active_dwell_time(priv, band);
4965 passive_dwell = iwl3945_get_passive_dwell_time(priv, band);
4966
4967 for (i = 0, added = 0; i < sband->n_channels; i++) {
4968 if (channels[i].flags & IEEE80211_CHAN_DISABLED)
4969 continue;
4970
4971 scan_ch->channel = channels[i].hw_value;
4972
4973 ch_info = iwl3945_get_channel_info(priv, band, scan_ch->channel);
4974 if (!is_channel_valid(ch_info)) {
4975 IWL_DEBUG_SCAN("Channel %d is INVALID for this SKU.\n",
4976 scan_ch->channel);
4977 continue;
4978 }
4979
4980 if (!is_active || is_channel_passive(ch_info) ||
4981 (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN))
4982 scan_ch->type = 0; /* passive */
4983 else
4984 scan_ch->type = 1; /* active */
4985
4986 if (scan_ch->type & 1)
4987 scan_ch->type |= (direct_mask << 1);
4988
4989 scan_ch->active_dwell = cpu_to_le16(active_dwell);
4990 scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
4991
4992 /* Set txpower levels to defaults */
4993 scan_ch->tpc.dsp_atten = 110;
4994 /* scan_pwr_info->tpc.dsp_atten; */
4995
4996 /*scan_pwr_info->tpc.tx_gain; */
4997 if (band == IEEE80211_BAND_5GHZ)
4998 scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
4999 else {
5000 scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
5001 /* NOTE: if we were doing 6Mb OFDM for scans we'd use
5002 * power level:
5003 * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
5004 */
5005 }
5006
5007 IWL_DEBUG_SCAN("Scanning %d [%s %d]\n",
5008 scan_ch->channel,
5009 (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
5010 (scan_ch->type & 1) ?
5011 active_dwell : passive_dwell);
5012
5013 scan_ch++;
5014 added++;
5015 }
5016
5017 IWL_DEBUG_SCAN("total channels to scan %d \n", added);
5018 return added;
5019 }
5020
5021 static void iwl3945_init_hw_rates(struct iwl3945_priv *priv,
5022 struct ieee80211_rate *rates)
5023 {
5024 int i;
5025
5026 for (i = 0; i < IWL_RATE_COUNT; i++) {
5027 rates[i].bitrate = iwl3945_rates[i].ieee * 5;
5028 rates[i].hw_value = i; /* Rate scaling will work on indexes */
5029 rates[i].hw_value_short = i;
5030 rates[i].flags = 0;
5031 if ((i > IWL_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
5032 /*
5033 * If CCK != 1M then set short preamble rate flag.
5034 */
5035 rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
5036 0 : IEEE80211_RATE_SHORT_PREAMBLE;
5037 }
5038 }
5039 }
5040
5041 /**
5042 * iwl3945_init_geos - Initialize mac80211's geo/channel info based from eeprom
5043 */
5044 static int iwl3945_init_geos(struct iwl3945_priv *priv)
5045 {
5046 struct iwl3945_channel_info *ch;
5047 struct ieee80211_supported_band *sband;
5048 struct ieee80211_channel *channels;
5049 struct ieee80211_channel *geo_ch;
5050 struct ieee80211_rate *rates;
5051 int i = 0;
5052
5053 if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
5054 priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
5055 IWL_DEBUG_INFO("Geography modes already initialized.\n");
5056 set_bit(STATUS_GEO_CONFIGURED, &priv->status);
5057 return 0;
5058 }
5059
5060 channels = kzalloc(sizeof(struct ieee80211_channel) *
5061 priv->channel_count, GFP_KERNEL);
5062 if (!channels)
5063 return -ENOMEM;
5064
5065 rates = kzalloc((sizeof(struct ieee80211_rate) * (IWL_RATE_COUNT + 1)),
5066 GFP_KERNEL);
5067 if (!rates) {
5068 kfree(channels);
5069 return -ENOMEM;
5070 }
5071
5072 /* 5.2GHz channels start after the 2.4GHz channels */
5073 sband = &priv->bands[IEEE80211_BAND_5GHZ];
5074 sband->channels = &channels[ARRAY_SIZE(iwl3945_eeprom_band_1)];
5075 /* just OFDM */
5076 sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
5077 sband->n_bitrates = IWL_RATE_COUNT - IWL_FIRST_OFDM_RATE;
5078
5079 sband = &priv->bands[IEEE80211_BAND_2GHZ];
5080 sband->channels = channels;
5081 /* OFDM & CCK */
5082 sband->bitrates = rates;
5083 sband->n_bitrates = IWL_RATE_COUNT;
5084
5085 priv->ieee_channels = channels;
5086 priv->ieee_rates = rates;
5087
5088 iwl3945_init_hw_rates(priv, rates);
5089
5090 for (i = 0; i < priv->channel_count; i++) {
5091 ch = &priv->channel_info[i];
5092
5093 /* FIXME: might be removed if scan is OK*/
5094 if (!is_channel_valid(ch))
5095 continue;
5096
5097 if (is_channel_a_band(ch))
5098 sband = &priv->bands[IEEE80211_BAND_5GHZ];
5099 else
5100 sband = &priv->bands[IEEE80211_BAND_2GHZ];
5101
5102 geo_ch = &sband->channels[sband->n_channels++];
5103
5104 geo_ch->center_freq = ieee80211_channel_to_frequency(ch->channel);
5105 geo_ch->max_power = ch->max_power_avg;
5106 geo_ch->max_antenna_gain = 0xff;
5107 geo_ch->hw_value = ch->channel;
5108
5109 if (is_channel_valid(ch)) {
5110 if (!(ch->flags & EEPROM_CHANNEL_IBSS))
5111 geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
5112
5113 if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
5114 geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
5115
5116 if (ch->flags & EEPROM_CHANNEL_RADAR)
5117 geo_ch->flags |= IEEE80211_CHAN_RADAR;
5118
5119 if (ch->max_power_avg > priv->max_channel_txpower_limit)
5120 priv->max_channel_txpower_limit =
5121 ch->max_power_avg;
5122 } else {
5123 geo_ch->flags |= IEEE80211_CHAN_DISABLED;
5124 }
5125
5126 /* Save flags for reg domain usage */
5127 geo_ch->orig_flags = geo_ch->flags;
5128
5129 IWL_DEBUG_INFO("Channel %d Freq=%d[%sGHz] %s flag=0%X\n",
5130 ch->channel, geo_ch->center_freq,
5131 is_channel_a_band(ch) ? "5.2" : "2.4",
5132 geo_ch->flags & IEEE80211_CHAN_DISABLED ?
5133 "restricted" : "valid",
5134 geo_ch->flags);
5135 }
5136
5137 if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
5138 priv->cfg->sku & IWL_SKU_A) {
5139 printk(KERN_INFO DRV_NAME
5140 ": Incorrectly detected BG card as ABG. Please send "
5141 "your PCI ID 0x%04X:0x%04X to maintainer.\n",
5142 priv->pci_dev->device, priv->pci_dev->subsystem_device);
5143 priv->cfg->sku &= ~IWL_SKU_A;
5144 }
5145
5146 printk(KERN_INFO DRV_NAME
5147 ": Tunable channels: %d 802.11bg, %d 802.11a channels\n",
5148 priv->bands[IEEE80211_BAND_2GHZ].n_channels,
5149 priv->bands[IEEE80211_BAND_5GHZ].n_channels);
5150
5151 if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
5152 priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
5153 &priv->bands[IEEE80211_BAND_2GHZ];
5154 if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
5155 priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
5156 &priv->bands[IEEE80211_BAND_5GHZ];
5157
5158 set_bit(STATUS_GEO_CONFIGURED, &priv->status);
5159
5160 return 0;
5161 }
5162
5163 /*
5164 * iwl3945_free_geos - undo allocations in iwl3945_init_geos
5165 */
5166 static void iwl3945_free_geos(struct iwl3945_priv *priv)
5167 {
5168 kfree(priv->ieee_channels);
5169 kfree(priv->ieee_rates);
5170 clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
5171 }
5172
5173 /******************************************************************************
5174 *
5175 * uCode download functions
5176 *
5177 ******************************************************************************/
5178
5179 static void iwl3945_dealloc_ucode_pci(struct iwl3945_priv *priv)
5180 {
5181 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
5182 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
5183 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
5184 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
5185 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
5186 iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
5187 }
5188
5189 /**
5190 * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
5191 * looking at all data.
5192 */
5193 static int iwl3945_verify_inst_full(struct iwl3945_priv *priv, __le32 * image, u32 len)
5194 {
5195 u32 val;
5196 u32 save_len = len;
5197 int rc = 0;
5198 u32 errcnt;
5199
5200 IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
5201
5202 rc = iwl3945_grab_nic_access(priv);
5203 if (rc)
5204 return rc;
5205
5206 iwl3945_write_direct32(priv, HBUS_TARG_MEM_RADDR, RTC_INST_LOWER_BOUND);
5207
5208 errcnt = 0;
5209 for (; len > 0; len -= sizeof(u32), image++) {
5210 /* read data comes through single port, auto-incr addr */
5211 /* NOTE: Use the debugless read so we don't flood kernel log
5212 * if IWL_DL_IO is set */
5213 val = _iwl3945_read_direct32(priv, HBUS_TARG_MEM_RDAT);
5214 if (val != le32_to_cpu(*image)) {
5215 IWL_ERROR("uCode INST section is invalid at "
5216 "offset 0x%x, is 0x%x, s/b 0x%x\n",
5217 save_len - len, val, le32_to_cpu(*image));
5218 rc = -EIO;
5219 errcnt++;
5220 if (errcnt >= 20)
5221 break;
5222 }
5223 }
5224
5225 iwl3945_release_nic_access(priv);
5226
5227 if (!errcnt)
5228 IWL_DEBUG_INFO("ucode image in INSTRUCTION memory is good\n");
5229
5230 return rc;
5231 }
5232
5233
5234 /**
5235 * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
5236 * using sample data 100 bytes apart. If these sample points are good,
5237 * it's a pretty good bet that everything between them is good, too.
5238 */
5239 static int iwl3945_verify_inst_sparse(struct iwl3945_priv *priv, __le32 *image, u32 len)
5240 {
5241 u32 val;
5242 int rc = 0;
5243 u32 errcnt = 0;
5244 u32 i;
5245
5246 IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
5247
5248 rc = iwl3945_grab_nic_access(priv);
5249 if (rc)
5250 return rc;
5251
5252 for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
5253 /* read data comes through single port, auto-incr addr */
5254 /* NOTE: Use the debugless read so we don't flood kernel log
5255 * if IWL_DL_IO is set */
5256 iwl3945_write_direct32(priv, HBUS_TARG_MEM_RADDR,
5257 i + RTC_INST_LOWER_BOUND);
5258 val = _iwl3945_read_direct32(priv, HBUS_TARG_MEM_RDAT);
5259 if (val != le32_to_cpu(*image)) {
5260 #if 0 /* Enable this if you want to see details */
5261 IWL_ERROR("uCode INST section is invalid at "
5262 "offset 0x%x, is 0x%x, s/b 0x%x\n",
5263 i, val, *image);
5264 #endif
5265 rc = -EIO;
5266 errcnt++;
5267 if (errcnt >= 3)
5268 break;
5269 }
5270 }
5271
5272 iwl3945_release_nic_access(priv);
5273
5274 return rc;
5275 }
5276
5277
5278 /**
5279 * iwl3945_verify_ucode - determine which instruction image is in SRAM,
5280 * and verify its contents
5281 */
5282 static int iwl3945_verify_ucode(struct iwl3945_priv *priv)
5283 {
5284 __le32 *image;
5285 u32 len;
5286 int rc = 0;
5287
5288 /* Try bootstrap */
5289 image = (__le32 *)priv->ucode_boot.v_addr;
5290 len = priv->ucode_boot.len;
5291 rc = iwl3945_verify_inst_sparse(priv, image, len);
5292 if (rc == 0) {
5293 IWL_DEBUG_INFO("Bootstrap uCode is good in inst SRAM\n");
5294 return 0;
5295 }
5296
5297 /* Try initialize */
5298 image = (__le32 *)priv->ucode_init.v_addr;
5299 len = priv->ucode_init.len;
5300 rc = iwl3945_verify_inst_sparse(priv, image, len);
5301 if (rc == 0) {
5302 IWL_DEBUG_INFO("Initialize uCode is good in inst SRAM\n");
5303 return 0;
5304 }
5305
5306 /* Try runtime/protocol */
5307 image = (__le32 *)priv->ucode_code.v_addr;
5308 len = priv->ucode_code.len;
5309 rc = iwl3945_verify_inst_sparse(priv, image, len);
5310 if (rc == 0) {
5311 IWL_DEBUG_INFO("Runtime uCode is good in inst SRAM\n");
5312 return 0;
5313 }
5314
5315 IWL_ERROR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
5316
5317 /* Since nothing seems to match, show first several data entries in
5318 * instruction SRAM, so maybe visual inspection will give a clue.
5319 * Selection of bootstrap image (vs. other images) is arbitrary. */
5320 image = (__le32 *)priv->ucode_boot.v_addr;
5321 len = priv->ucode_boot.len;
5322 rc = iwl3945_verify_inst_full(priv, image, len);
5323
5324 return rc;
5325 }
5326
5327
5328 /* check contents of special bootstrap uCode SRAM */
5329 static int iwl3945_verify_bsm(struct iwl3945_priv *priv)
5330 {
5331 __le32 *image = priv->ucode_boot.v_addr;
5332 u32 len = priv->ucode_boot.len;
5333 u32 reg;
5334 u32 val;
5335
5336 IWL_DEBUG_INFO("Begin verify bsm\n");
5337
5338 /* verify BSM SRAM contents */
5339 val = iwl3945_read_prph(priv, BSM_WR_DWCOUNT_REG);
5340 for (reg = BSM_SRAM_LOWER_BOUND;
5341 reg < BSM_SRAM_LOWER_BOUND + len;
5342 reg += sizeof(u32), image ++) {
5343 val = iwl3945_read_prph(priv, reg);
5344 if (val != le32_to_cpu(*image)) {
5345 IWL_ERROR("BSM uCode verification failed at "
5346 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
5347 BSM_SRAM_LOWER_BOUND,
5348 reg - BSM_SRAM_LOWER_BOUND, len,
5349 val, le32_to_cpu(*image));
5350 return -EIO;
5351 }
5352 }
5353
5354 IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n");
5355
5356 return 0;
5357 }
5358
5359 /**
5360 * iwl3945_load_bsm - Load bootstrap instructions
5361 *
5362 * BSM operation:
5363 *
5364 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
5365 * in special SRAM that does not power down during RFKILL. When powering back
5366 * up after power-saving sleeps (or during initial uCode load), the BSM loads
5367 * the bootstrap program into the on-board processor, and starts it.
5368 *
5369 * The bootstrap program loads (via DMA) instructions and data for a new
5370 * program from host DRAM locations indicated by the host driver in the
5371 * BSM_DRAM_* registers. Once the new program is loaded, it starts
5372 * automatically.
5373 *
5374 * When initializing the NIC, the host driver points the BSM to the
5375 * "initialize" uCode image. This uCode sets up some internal data, then
5376 * notifies host via "initialize alive" that it is complete.
5377 *
5378 * The host then replaces the BSM_DRAM_* pointer values to point to the
5379 * normal runtime uCode instructions and a backup uCode data cache buffer
5380 * (filled initially with starting data values for the on-board processor),
5381 * then triggers the "initialize" uCode to load and launch the runtime uCode,
5382 * which begins normal operation.
5383 *
5384 * When doing a power-save shutdown, runtime uCode saves data SRAM into
5385 * the backup data cache in DRAM before SRAM is powered down.
5386 *
5387 * When powering back up, the BSM loads the bootstrap program. This reloads
5388 * the runtime uCode instructions and the backup data cache into SRAM,
5389 * and re-launches the runtime uCode from where it left off.
5390 */
5391 static int iwl3945_load_bsm(struct iwl3945_priv *priv)
5392 {
5393 __le32 *image = priv->ucode_boot.v_addr;
5394 u32 len = priv->ucode_boot.len;
5395 dma_addr_t pinst;
5396 dma_addr_t pdata;
5397 u32 inst_len;
5398 u32 data_len;
5399 int rc;
5400 int i;
5401 u32 done;
5402 u32 reg_offset;
5403
5404 IWL_DEBUG_INFO("Begin load bsm\n");
5405
5406 /* make sure bootstrap program is no larger than BSM's SRAM size */
5407 if (len > IWL_MAX_BSM_SIZE)
5408 return -EINVAL;
5409
5410 /* Tell bootstrap uCode where to find the "Initialize" uCode
5411 * in host DRAM ... host DRAM physical address bits 31:0 for 3945.
5412 * NOTE: iwl3945_initialize_alive_start() will replace these values,
5413 * after the "initialize" uCode has run, to point to
5414 * runtime/protocol instructions and backup data cache. */
5415 pinst = priv->ucode_init.p_addr;
5416 pdata = priv->ucode_init_data.p_addr;
5417 inst_len = priv->ucode_init.len;
5418 data_len = priv->ucode_init_data.len;
5419
5420 rc = iwl3945_grab_nic_access(priv);
5421 if (rc)
5422 return rc;
5423
5424 iwl3945_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
5425 iwl3945_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
5426 iwl3945_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
5427 iwl3945_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
5428
5429 /* Fill BSM memory with bootstrap instructions */
5430 for (reg_offset = BSM_SRAM_LOWER_BOUND;
5431 reg_offset < BSM_SRAM_LOWER_BOUND + len;
5432 reg_offset += sizeof(u32), image++)
5433 _iwl3945_write_prph(priv, reg_offset,
5434 le32_to_cpu(*image));
5435
5436 rc = iwl3945_verify_bsm(priv);
5437 if (rc) {
5438 iwl3945_release_nic_access(priv);
5439 return rc;
5440 }
5441
5442 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
5443 iwl3945_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
5444 iwl3945_write_prph(priv, BSM_WR_MEM_DST_REG,
5445 RTC_INST_LOWER_BOUND);
5446 iwl3945_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
5447
5448 /* Load bootstrap code into instruction SRAM now,
5449 * to prepare to load "initialize" uCode */
5450 iwl3945_write_prph(priv, BSM_WR_CTRL_REG,
5451 BSM_WR_CTRL_REG_BIT_START);
5452
5453 /* Wait for load of bootstrap uCode to finish */
5454 for (i = 0; i < 100; i++) {
5455 done = iwl3945_read_prph(priv, BSM_WR_CTRL_REG);
5456 if (!(done & BSM_WR_CTRL_REG_BIT_START))
5457 break;
5458 udelay(10);
5459 }
5460 if (i < 100)
5461 IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i);
5462 else {
5463 IWL_ERROR("BSM write did not complete!\n");
5464 return -EIO;
5465 }
5466
5467 /* Enable future boot loads whenever power management unit triggers it
5468 * (e.g. when powering back up after power-save shutdown) */
5469 iwl3945_write_prph(priv, BSM_WR_CTRL_REG,
5470 BSM_WR_CTRL_REG_BIT_START_EN);
5471
5472 iwl3945_release_nic_access(priv);
5473
5474 return 0;
5475 }
5476
5477 static void iwl3945_nic_start(struct iwl3945_priv *priv)
5478 {
5479 /* Remove all resets to allow NIC to operate */
5480 iwl3945_write32(priv, CSR_RESET, 0);
5481 }
5482
5483 /**
5484 * iwl3945_read_ucode - Read uCode images from disk file.
5485 *
5486 * Copy into buffers for card to fetch via bus-mastering
5487 */
5488 static int iwl3945_read_ucode(struct iwl3945_priv *priv)
5489 {
5490 struct iwl3945_ucode *ucode;
5491 int ret = 0;
5492 const struct firmware *ucode_raw;
5493 /* firmware file name contains uCode/driver compatibility version */
5494 const char *name = priv->cfg->fw_name;
5495 u8 *src;
5496 size_t len;
5497 u32 ver, inst_size, data_size, init_size, init_data_size, boot_size;
5498
5499 /* Ask kernel firmware_class module to get the boot firmware off disk.
5500 * request_firmware() is synchronous, file is in memory on return. */
5501 ret = request_firmware(&ucode_raw, name, &priv->pci_dev->dev);
5502 if (ret < 0) {
5503 IWL_ERROR("%s firmware file req failed: Reason %d\n",
5504 name, ret);
5505 goto error;
5506 }
5507
5508 IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
5509 name, ucode_raw->size);
5510
5511 /* Make sure that we got at least our header! */
5512 if (ucode_raw->size < sizeof(*ucode)) {
5513 IWL_ERROR("File size way too small!\n");
5514 ret = -EINVAL;
5515 goto err_release;
5516 }
5517
5518 /* Data from ucode file: header followed by uCode images */
5519 ucode = (void *)ucode_raw->data;
5520
5521 ver = le32_to_cpu(ucode->ver);
5522 inst_size = le32_to_cpu(ucode->inst_size);
5523 data_size = le32_to_cpu(ucode->data_size);
5524 init_size = le32_to_cpu(ucode->init_size);
5525 init_data_size = le32_to_cpu(ucode->init_data_size);
5526 boot_size = le32_to_cpu(ucode->boot_size);
5527
5528 IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver);
5529 IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n", inst_size);
5530 IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n", data_size);
5531 IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n", init_size);
5532 IWL_DEBUG_INFO("f/w package hdr init data size = %u\n", init_data_size);
5533 IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n", boot_size);
5534
5535 /* Verify size of file vs. image size info in file's header */
5536 if (ucode_raw->size < sizeof(*ucode) +
5537 inst_size + data_size + init_size +
5538 init_data_size + boot_size) {
5539
5540 IWL_DEBUG_INFO("uCode file size %d too small\n",
5541 (int)ucode_raw->size);
5542 ret = -EINVAL;
5543 goto err_release;
5544 }
5545
5546 /* Verify that uCode images will fit in card's SRAM */
5547 if (inst_size > IWL_MAX_INST_SIZE) {
5548 IWL_DEBUG_INFO("uCode instr len %d too large to fit in\n",
5549 inst_size);
5550 ret = -EINVAL;
5551 goto err_release;
5552 }
5553
5554 if (data_size > IWL_MAX_DATA_SIZE) {
5555 IWL_DEBUG_INFO("uCode data len %d too large to fit in\n",
5556 data_size);
5557 ret = -EINVAL;
5558 goto err_release;
5559 }
5560 if (init_size > IWL_MAX_INST_SIZE) {
5561 IWL_DEBUG_INFO("uCode init instr len %d too large to fit in\n",
5562 init_size);
5563 ret = -EINVAL;
5564 goto err_release;
5565 }
5566 if (init_data_size > IWL_MAX_DATA_SIZE) {
5567 IWL_DEBUG_INFO("uCode init data len %d too large to fit in\n",
5568 init_data_size);
5569 ret = -EINVAL;
5570 goto err_release;
5571 }
5572 if (boot_size > IWL_MAX_BSM_SIZE) {
5573 IWL_DEBUG_INFO("uCode boot instr len %d too large to fit in\n",
5574 boot_size);
5575 ret = -EINVAL;
5576 goto err_release;
5577 }
5578
5579 /* Allocate ucode buffers for card's bus-master loading ... */
5580
5581 /* Runtime instructions and 2 copies of data:
5582 * 1) unmodified from disk
5583 * 2) backup cache for save/restore during power-downs */
5584 priv->ucode_code.len = inst_size;
5585 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
5586
5587 priv->ucode_data.len = data_size;
5588 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
5589
5590 priv->ucode_data_backup.len = data_size;
5591 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
5592
5593 if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
5594 !priv->ucode_data_backup.v_addr)
5595 goto err_pci_alloc;
5596
5597 /* Initialization instructions and data */
5598 if (init_size && init_data_size) {
5599 priv->ucode_init.len = init_size;
5600 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
5601
5602 priv->ucode_init_data.len = init_data_size;
5603 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
5604
5605 if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
5606 goto err_pci_alloc;
5607 }
5608
5609 /* Bootstrap (instructions only, no data) */
5610 if (boot_size) {
5611 priv->ucode_boot.len = boot_size;
5612 iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
5613
5614 if (!priv->ucode_boot.v_addr)
5615 goto err_pci_alloc;
5616 }
5617
5618 /* Copy images into buffers for card's bus-master reads ... */
5619
5620 /* Runtime instructions (first block of data in file) */
5621 src = &ucode->data[0];
5622 len = priv->ucode_code.len;
5623 IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %Zd\n", len);
5624 memcpy(priv->ucode_code.v_addr, src, len);
5625 IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
5626 priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
5627
5628 /* Runtime data (2nd block)
5629 * NOTE: Copy into backup buffer will be done in iwl3945_up() */
5630 src = &ucode->data[inst_size];
5631 len = priv->ucode_data.len;
5632 IWL_DEBUG_INFO("Copying (but not loading) uCode data len %Zd\n", len);
5633 memcpy(priv->ucode_data.v_addr, src, len);
5634 memcpy(priv->ucode_data_backup.v_addr, src, len);
5635
5636 /* Initialization instructions (3rd block) */
5637 if (init_size) {
5638 src = &ucode->data[inst_size + data_size];
5639 len = priv->ucode_init.len;
5640 IWL_DEBUG_INFO("Copying (but not loading) init instr len %Zd\n",
5641 len);
5642 memcpy(priv->ucode_init.v_addr, src, len);
5643 }
5644
5645 /* Initialization data (4th block) */
5646 if (init_data_size) {
5647 src = &ucode->data[inst_size + data_size + init_size];
5648 len = priv->ucode_init_data.len;
5649 IWL_DEBUG_INFO("Copying (but not loading) init data len %d\n",
5650 (int)len);
5651 memcpy(priv->ucode_init_data.v_addr, src, len);
5652 }
5653
5654 /* Bootstrap instructions (5th block) */
5655 src = &ucode->data[inst_size + data_size + init_size + init_data_size];
5656 len = priv->ucode_boot.len;
5657 IWL_DEBUG_INFO("Copying (but not loading) boot instr len %d\n",
5658 (int)len);
5659 memcpy(priv->ucode_boot.v_addr, src, len);
5660
5661 /* We have our copies now, allow OS release its copies */
5662 release_firmware(ucode_raw);
5663 return 0;
5664
5665 err_pci_alloc:
5666 IWL_ERROR("failed to allocate pci memory\n");
5667 ret = -ENOMEM;
5668 iwl3945_dealloc_ucode_pci(priv);
5669
5670 err_release:
5671 release_firmware(ucode_raw);
5672
5673 error:
5674 return ret;
5675 }
5676
5677
5678 /**
5679 * iwl3945_set_ucode_ptrs - Set uCode address location
5680 *
5681 * Tell initialization uCode where to find runtime uCode.
5682 *
5683 * BSM registers initially contain pointers to initialization uCode.
5684 * We need to replace them to load runtime uCode inst and data,
5685 * and to save runtime data when powering down.
5686 */
5687 static int iwl3945_set_ucode_ptrs(struct iwl3945_priv *priv)
5688 {
5689 dma_addr_t pinst;
5690 dma_addr_t pdata;
5691 int rc = 0;
5692 unsigned long flags;
5693
5694 /* bits 31:0 for 3945 */
5695 pinst = priv->ucode_code.p_addr;
5696 pdata = priv->ucode_data_backup.p_addr;
5697
5698 spin_lock_irqsave(&priv->lock, flags);
5699 rc = iwl3945_grab_nic_access(priv);
5700 if (rc) {
5701 spin_unlock_irqrestore(&priv->lock, flags);
5702 return rc;
5703 }
5704
5705 /* Tell bootstrap uCode where to find image to load */
5706 iwl3945_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
5707 iwl3945_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
5708 iwl3945_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
5709 priv->ucode_data.len);
5710
5711 /* Inst bytecount must be last to set up, bit 31 signals uCode
5712 * that all new ptr/size info is in place */
5713 iwl3945_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
5714 priv->ucode_code.len | BSM_DRAM_INST_LOAD);
5715
5716 iwl3945_release_nic_access(priv);
5717
5718 spin_unlock_irqrestore(&priv->lock, flags);
5719
5720 IWL_DEBUG_INFO("Runtime uCode pointers are set.\n");
5721
5722 return rc;
5723 }
5724
5725 /**
5726 * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
5727 *
5728 * Called after REPLY_ALIVE notification received from "initialize" uCode.
5729 *
5730 * Tell "initialize" uCode to go ahead and load the runtime uCode.
5731 */
5732 static void iwl3945_init_alive_start(struct iwl3945_priv *priv)
5733 {
5734 /* Check alive response for "valid" sign from uCode */
5735 if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
5736 /* We had an error bringing up the hardware, so take it
5737 * all the way back down so we can try again */
5738 IWL_DEBUG_INFO("Initialize Alive failed.\n");
5739 goto restart;
5740 }
5741
5742 /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
5743 * This is a paranoid check, because we would not have gotten the
5744 * "initialize" alive if code weren't properly loaded. */
5745 if (iwl3945_verify_ucode(priv)) {
5746 /* Runtime instruction load was bad;
5747 * take it all the way back down so we can try again */
5748 IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n");
5749 goto restart;
5750 }
5751
5752 /* Send pointers to protocol/runtime uCode image ... init code will
5753 * load and launch runtime uCode, which will send us another "Alive"
5754 * notification. */
5755 IWL_DEBUG_INFO("Initialization Alive received.\n");
5756 if (iwl3945_set_ucode_ptrs(priv)) {
5757 /* Runtime instruction load won't happen;
5758 * take it all the way back down so we can try again */
5759 IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n");
5760 goto restart;
5761 }
5762 return;
5763
5764 restart:
5765 queue_work(priv->workqueue, &priv->restart);
5766 }
5767
5768
5769 /**
5770 * iwl3945_alive_start - called after REPLY_ALIVE notification received
5771 * from protocol/runtime uCode (initialization uCode's
5772 * Alive gets handled by iwl3945_init_alive_start()).
5773 */
5774 static void iwl3945_alive_start(struct iwl3945_priv *priv)
5775 {
5776 int rc = 0;
5777 int thermal_spin = 0;
5778 u32 rfkill;
5779
5780 IWL_DEBUG_INFO("Runtime Alive received.\n");
5781
5782 if (priv->card_alive.is_valid != UCODE_VALID_OK) {
5783 /* We had an error bringing up the hardware, so take it
5784 * all the way back down so we can try again */
5785 IWL_DEBUG_INFO("Alive failed.\n");
5786 goto restart;
5787 }
5788
5789 /* Initialize uCode has loaded Runtime uCode ... verify inst image.
5790 * This is a paranoid check, because we would not have gotten the
5791 * "runtime" alive if code weren't properly loaded. */
5792 if (iwl3945_verify_ucode(priv)) {
5793 /* Runtime instruction load was bad;
5794 * take it all the way back down so we can try again */
5795 IWL_DEBUG_INFO("Bad runtime uCode load.\n");
5796 goto restart;
5797 }
5798
5799 iwl3945_clear_stations_table(priv);
5800
5801 rc = iwl3945_grab_nic_access(priv);
5802 if (rc) {
5803 IWL_WARNING("Can not read rfkill status from adapter\n");
5804 return;
5805 }
5806
5807 rfkill = iwl3945_read_prph(priv, APMG_RFKILL_REG);
5808 IWL_DEBUG_INFO("RFKILL status: 0x%x\n", rfkill);
5809 iwl3945_release_nic_access(priv);
5810
5811 if (rfkill & 0x1) {
5812 clear_bit(STATUS_RF_KILL_HW, &priv->status);
5813 /* if rfkill is not on, then wait for thermal
5814 * sensor in adapter to kick in */
5815 while (iwl3945_hw_get_temperature(priv) == 0) {
5816 thermal_spin++;
5817 udelay(10);
5818 }
5819
5820 if (thermal_spin)
5821 IWL_DEBUG_INFO("Thermal calibration took %dus\n",
5822 thermal_spin * 10);
5823 } else
5824 set_bit(STATUS_RF_KILL_HW, &priv->status);
5825
5826 /* After the ALIVE response, we can send commands to 3945 uCode */
5827 set_bit(STATUS_ALIVE, &priv->status);
5828
5829 /* Clear out the uCode error bit if it is set */
5830 clear_bit(STATUS_FW_ERROR, &priv->status);
5831
5832 if (iwl3945_is_rfkill(priv))
5833 return;
5834
5835 ieee80211_start_queues(priv->hw);
5836
5837 priv->active_rate = priv->rates_mask;
5838 priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
5839
5840 iwl3945_send_power_mode(priv, IWL_POWER_LEVEL(priv->power_mode));
5841
5842 if (iwl3945_is_associated(priv)) {
5843 struct iwl3945_rxon_cmd *active_rxon =
5844 (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
5845
5846 memcpy(&priv->staging_rxon, &priv->active_rxon,
5847 sizeof(priv->staging_rxon));
5848 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
5849 } else {
5850 /* Initialize our rx_config data */
5851 iwl3945_connection_init_rx_config(priv);
5852 memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
5853 }
5854
5855 /* Configure Bluetooth device coexistence support */
5856 iwl3945_send_bt_config(priv);
5857
5858 /* Configure the adapter for unassociated operation */
5859 iwl3945_commit_rxon(priv);
5860
5861 /* At this point, the NIC is initialized and operational */
5862 priv->notif_missed_beacons = 0;
5863
5864 iwl3945_reg_txpower_periodic(priv);
5865
5866 iwl3945_led_register(priv);
5867
5868 IWL_DEBUG_INFO("ALIVE processing complete.\n");
5869 set_bit(STATUS_READY, &priv->status);
5870 wake_up_interruptible(&priv->wait_command_queue);
5871
5872 if (priv->error_recovering)
5873 iwl3945_error_recovery(priv);
5874
5875 ieee80211_notify_mac(priv->hw, IEEE80211_NOTIFY_RE_ASSOC);
5876 return;
5877
5878 restart:
5879 queue_work(priv->workqueue, &priv->restart);
5880 }
5881
5882 static void iwl3945_cancel_deferred_work(struct iwl3945_priv *priv);
5883
5884 static void __iwl3945_down(struct iwl3945_priv *priv)
5885 {
5886 unsigned long flags;
5887 int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
5888 struct ieee80211_conf *conf = NULL;
5889
5890 IWL_DEBUG_INFO(DRV_NAME " is going down\n");
5891
5892 conf = ieee80211_get_hw_conf(priv->hw);
5893
5894 if (!exit_pending)
5895 set_bit(STATUS_EXIT_PENDING, &priv->status);
5896
5897 iwl3945_led_unregister(priv);
5898 iwl3945_clear_stations_table(priv);
5899
5900 /* Unblock any waiting calls */
5901 wake_up_interruptible_all(&priv->wait_command_queue);
5902
5903 /* Wipe out the EXIT_PENDING status bit if we are not actually
5904 * exiting the module */
5905 if (!exit_pending)
5906 clear_bit(STATUS_EXIT_PENDING, &priv->status);
5907
5908 /* stop and reset the on-board processor */
5909 iwl3945_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
5910
5911 /* tell the device to stop sending interrupts */
5912 spin_lock_irqsave(&priv->lock, flags);
5913 iwl3945_disable_interrupts(priv);
5914 spin_unlock_irqrestore(&priv->lock, flags);
5915 iwl_synchronize_irq(priv);
5916
5917 if (priv->mac80211_registered)
5918 ieee80211_stop_queues(priv->hw);
5919
5920 /* If we have not previously called iwl3945_init() then
5921 * clear all bits but the RF Kill and SUSPEND bits and return */
5922 if (!iwl3945_is_init(priv)) {
5923 priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
5924 STATUS_RF_KILL_HW |
5925 test_bit(STATUS_RF_KILL_SW, &priv->status) <<
5926 STATUS_RF_KILL_SW |
5927 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
5928 STATUS_GEO_CONFIGURED |
5929 test_bit(STATUS_IN_SUSPEND, &priv->status) <<
5930 STATUS_IN_SUSPEND;
5931 goto exit;
5932 }
5933
5934 /* ...otherwise clear out all the status bits but the RF Kill and
5935 * SUSPEND bits and continue taking the NIC down. */
5936 priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
5937 STATUS_RF_KILL_HW |
5938 test_bit(STATUS_RF_KILL_SW, &priv->status) <<
5939 STATUS_RF_KILL_SW |
5940 test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
5941 STATUS_GEO_CONFIGURED |
5942 test_bit(STATUS_IN_SUSPEND, &priv->status) <<
5943 STATUS_IN_SUSPEND |
5944 test_bit(STATUS_FW_ERROR, &priv->status) <<
5945 STATUS_FW_ERROR;
5946
5947 spin_lock_irqsave(&priv->lock, flags);
5948 iwl3945_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
5949 spin_unlock_irqrestore(&priv->lock, flags);
5950
5951 iwl3945_hw_txq_ctx_stop(priv);
5952 iwl3945_hw_rxq_stop(priv);
5953
5954 spin_lock_irqsave(&priv->lock, flags);
5955 if (!iwl3945_grab_nic_access(priv)) {
5956 iwl3945_write_prph(priv, APMG_CLK_DIS_REG,
5957 APMG_CLK_VAL_DMA_CLK_RQT);
5958 iwl3945_release_nic_access(priv);
5959 }
5960 spin_unlock_irqrestore(&priv->lock, flags);
5961
5962 udelay(5);
5963
5964 iwl3945_hw_nic_stop_master(priv);
5965 iwl3945_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
5966 iwl3945_hw_nic_reset(priv);
5967
5968 exit:
5969 memset(&priv->card_alive, 0, sizeof(struct iwl3945_alive_resp));
5970
5971 if (priv->ibss_beacon)
5972 dev_kfree_skb(priv->ibss_beacon);
5973 priv->ibss_beacon = NULL;
5974
5975 /* clear out any free frames */
5976 iwl3945_clear_free_frames(priv);
5977 }
5978
5979 static void iwl3945_down(struct iwl3945_priv *priv)
5980 {
5981 mutex_lock(&priv->mutex);
5982 __iwl3945_down(priv);
5983 mutex_unlock(&priv->mutex);
5984
5985 iwl3945_cancel_deferred_work(priv);
5986 }
5987
5988 #define MAX_HW_RESTARTS 5
5989
5990 static int __iwl3945_up(struct iwl3945_priv *priv)
5991 {
5992 int rc, i;
5993
5994 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
5995 IWL_WARNING("Exit pending; will not bring the NIC up\n");
5996 return -EIO;
5997 }
5998
5999 if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
6000 IWL_WARNING("Radio disabled by SW RF kill (module "
6001 "parameter)\n");
6002 return -ENODEV;
6003 }
6004
6005 if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
6006 IWL_ERROR("ucode not available for device bringup\n");
6007 return -EIO;
6008 }
6009
6010 /* If platform's RF_KILL switch is NOT set to KILL */
6011 if (iwl3945_read32(priv, CSR_GP_CNTRL) &
6012 CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
6013 clear_bit(STATUS_RF_KILL_HW, &priv->status);
6014 else {
6015 set_bit(STATUS_RF_KILL_HW, &priv->status);
6016 if (!test_bit(STATUS_IN_SUSPEND, &priv->status)) {
6017 IWL_WARNING("Radio disabled by HW RF Kill switch\n");
6018 return -ENODEV;
6019 }
6020 }
6021
6022 iwl3945_write32(priv, CSR_INT, 0xFFFFFFFF);
6023
6024 rc = iwl3945_hw_nic_init(priv);
6025 if (rc) {
6026 IWL_ERROR("Unable to int nic\n");
6027 return rc;
6028 }
6029
6030 /* make sure rfkill handshake bits are cleared */
6031 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
6032 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR,
6033 CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
6034
6035 /* clear (again), then enable host interrupts */
6036 iwl3945_write32(priv, CSR_INT, 0xFFFFFFFF);
6037 iwl3945_enable_interrupts(priv);
6038
6039 /* really make sure rfkill handshake bits are cleared */
6040 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
6041 iwl3945_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
6042
6043 /* Copy original ucode data image from disk into backup cache.
6044 * This will be used to initialize the on-board processor's
6045 * data SRAM for a clean start when the runtime program first loads. */
6046 memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
6047 priv->ucode_data.len);
6048
6049 /* We return success when we resume from suspend and rf_kill is on. */
6050 if (test_bit(STATUS_RF_KILL_HW, &priv->status))
6051 return 0;
6052
6053 for (i = 0; i < MAX_HW_RESTARTS; i++) {
6054
6055 iwl3945_clear_stations_table(priv);
6056
6057 /* load bootstrap state machine,
6058 * load bootstrap program into processor's memory,
6059 * prepare to load the "initialize" uCode */
6060 rc = iwl3945_load_bsm(priv);
6061
6062 if (rc) {
6063 IWL_ERROR("Unable to set up bootstrap uCode: %d\n", rc);
6064 continue;
6065 }
6066
6067 /* start card; "initialize" will load runtime ucode */
6068 iwl3945_nic_start(priv);
6069
6070 IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
6071
6072 return 0;
6073 }
6074
6075 set_bit(STATUS_EXIT_PENDING, &priv->status);
6076 __iwl3945_down(priv);
6077
6078 /* tried to restart and config the device for as long as our
6079 * patience could withstand */
6080 IWL_ERROR("Unable to initialize device after %d attempts.\n", i);
6081 return -EIO;
6082 }
6083
6084
6085 /*****************************************************************************
6086 *
6087 * Workqueue callbacks
6088 *
6089 *****************************************************************************/
6090
6091 static void iwl3945_bg_init_alive_start(struct work_struct *data)
6092 {
6093 struct iwl3945_priv *priv =
6094 container_of(data, struct iwl3945_priv, init_alive_start.work);
6095
6096 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6097 return;
6098
6099 mutex_lock(&priv->mutex);
6100 iwl3945_init_alive_start(priv);
6101 mutex_unlock(&priv->mutex);
6102 }
6103
6104 static void iwl3945_bg_alive_start(struct work_struct *data)
6105 {
6106 struct iwl3945_priv *priv =
6107 container_of(data, struct iwl3945_priv, alive_start.work);
6108
6109 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6110 return;
6111
6112 mutex_lock(&priv->mutex);
6113 iwl3945_alive_start(priv);
6114 mutex_unlock(&priv->mutex);
6115 }
6116
6117 static void iwl3945_bg_rf_kill(struct work_struct *work)
6118 {
6119 struct iwl3945_priv *priv = container_of(work, struct iwl3945_priv, rf_kill);
6120
6121 wake_up_interruptible(&priv->wait_command_queue);
6122
6123 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6124 return;
6125
6126 mutex_lock(&priv->mutex);
6127
6128 if (!iwl3945_is_rfkill(priv)) {
6129 IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL,
6130 "HW and/or SW RF Kill no longer active, restarting "
6131 "device\n");
6132 if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
6133 queue_work(priv->workqueue, &priv->restart);
6134 } else {
6135
6136 if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
6137 IWL_DEBUG_RF_KILL("Can not turn radio back on - "
6138 "disabled by SW switch\n");
6139 else
6140 IWL_WARNING("Radio Frequency Kill Switch is On:\n"
6141 "Kill switch must be turned off for "
6142 "wireless networking to work.\n");
6143 }
6144 mutex_unlock(&priv->mutex);
6145 }
6146
6147 #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
6148
6149 static void iwl3945_bg_scan_check(struct work_struct *data)
6150 {
6151 struct iwl3945_priv *priv =
6152 container_of(data, struct iwl3945_priv, scan_check.work);
6153
6154 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6155 return;
6156
6157 mutex_lock(&priv->mutex);
6158 if (test_bit(STATUS_SCANNING, &priv->status) ||
6159 test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
6160 IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN,
6161 "Scan completion watchdog resetting adapter (%dms)\n",
6162 jiffies_to_msecs(IWL_SCAN_CHECK_WATCHDOG));
6163
6164 if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
6165 iwl3945_send_scan_abort(priv);
6166 }
6167 mutex_unlock(&priv->mutex);
6168 }
6169
6170 static void iwl3945_bg_request_scan(struct work_struct *data)
6171 {
6172 struct iwl3945_priv *priv =
6173 container_of(data, struct iwl3945_priv, request_scan);
6174 struct iwl3945_host_cmd cmd = {
6175 .id = REPLY_SCAN_CMD,
6176 .len = sizeof(struct iwl3945_scan_cmd),
6177 .meta.flags = CMD_SIZE_HUGE,
6178 };
6179 int rc = 0;
6180 struct iwl3945_scan_cmd *scan;
6181 struct ieee80211_conf *conf = NULL;
6182 u8 direct_mask;
6183 enum ieee80211_band band;
6184
6185 conf = ieee80211_get_hw_conf(priv->hw);
6186
6187 mutex_lock(&priv->mutex);
6188
6189 if (!iwl3945_is_ready(priv)) {
6190 IWL_WARNING("request scan called when driver not ready.\n");
6191 goto done;
6192 }
6193
6194 /* Make sure the scan wasn't cancelled before this queued work
6195 * was given the chance to run... */
6196 if (!test_bit(STATUS_SCANNING, &priv->status))
6197 goto done;
6198
6199 /* This should never be called or scheduled if there is currently
6200 * a scan active in the hardware. */
6201 if (test_bit(STATUS_SCAN_HW, &priv->status)) {
6202 IWL_DEBUG_INFO("Multiple concurrent scan requests in parallel. "
6203 "Ignoring second request.\n");
6204 rc = -EIO;
6205 goto done;
6206 }
6207
6208 if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
6209 IWL_DEBUG_SCAN("Aborting scan due to device shutdown\n");
6210 goto done;
6211 }
6212
6213 if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
6214 IWL_DEBUG_HC("Scan request while abort pending. Queuing.\n");
6215 goto done;
6216 }
6217
6218 if (iwl3945_is_rfkill(priv)) {
6219 IWL_DEBUG_HC("Aborting scan due to RF Kill activation\n");
6220 goto done;
6221 }
6222
6223 if (!test_bit(STATUS_READY, &priv->status)) {
6224 IWL_DEBUG_HC("Scan request while uninitialized. Queuing.\n");
6225 goto done;
6226 }
6227
6228 if (!priv->scan_bands) {
6229 IWL_DEBUG_HC("Aborting scan due to no requested bands\n");
6230 goto done;
6231 }
6232
6233 if (!priv->scan) {
6234 priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
6235 IWL_MAX_SCAN_SIZE, GFP_KERNEL);
6236 if (!priv->scan) {
6237 rc = -ENOMEM;
6238 goto done;
6239 }
6240 }
6241 scan = priv->scan;
6242 memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
6243
6244 scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
6245 scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
6246
6247 if (iwl3945_is_associated(priv)) {
6248 u16 interval = 0;
6249 u32 extra;
6250 u32 suspend_time = 100;
6251 u32 scan_suspend_time = 100;
6252 unsigned long flags;
6253
6254 IWL_DEBUG_INFO("Scanning while associated...\n");
6255
6256 spin_lock_irqsave(&priv->lock, flags);
6257 interval = priv->beacon_int;
6258 spin_unlock_irqrestore(&priv->lock, flags);
6259
6260 scan->suspend_time = 0;
6261 scan->max_out_time = cpu_to_le32(200 * 1024);
6262 if (!interval)
6263 interval = suspend_time;
6264 /*
6265 * suspend time format:
6266 * 0-19: beacon interval in usec (time before exec.)
6267 * 20-23: 0
6268 * 24-31: number of beacons (suspend between channels)
6269 */
6270
6271 extra = (suspend_time / interval) << 24;
6272 scan_suspend_time = 0xFF0FFFFF &
6273 (extra | ((suspend_time % interval) * 1024));
6274
6275 scan->suspend_time = cpu_to_le32(scan_suspend_time);
6276 IWL_DEBUG_SCAN("suspend_time 0x%X beacon interval %d\n",
6277 scan_suspend_time, interval);
6278 }
6279
6280 /* We should add the ability for user to lock to PASSIVE ONLY */
6281 if (priv->one_direct_scan) {
6282 IWL_DEBUG_SCAN
6283 ("Kicking off one direct scan for '%s'\n",
6284 iwl3945_escape_essid(priv->direct_ssid,
6285 priv->direct_ssid_len));
6286 scan->direct_scan[0].id = WLAN_EID_SSID;
6287 scan->direct_scan[0].len = priv->direct_ssid_len;
6288 memcpy(scan->direct_scan[0].ssid,
6289 priv->direct_ssid, priv->direct_ssid_len);
6290 direct_mask = 1;
6291 } else if (!iwl3945_is_associated(priv) && priv->essid_len) {
6292 IWL_DEBUG_SCAN
6293 ("Kicking off one direct scan for '%s' when not associated\n",
6294 iwl3945_escape_essid(priv->essid, priv->essid_len));
6295 scan->direct_scan[0].id = WLAN_EID_SSID;
6296 scan->direct_scan[0].len = priv->essid_len;
6297 memcpy(scan->direct_scan[0].ssid, priv->essid, priv->essid_len);
6298 direct_mask = 1;
6299 } else {
6300 IWL_DEBUG_SCAN("Kicking off one indirect scan.\n");
6301 direct_mask = 0;
6302 }
6303
6304 /* We don't build a direct scan probe request; the uCode will do
6305 * that based on the direct_mask added to each channel entry */
6306 scan->tx_cmd.len = cpu_to_le16(
6307 iwl3945_fill_probe_req(priv, (struct ieee80211_mgmt *)scan->data,
6308 IWL_MAX_SCAN_SIZE - sizeof(*scan), 0));
6309 scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
6310 scan->tx_cmd.sta_id = priv->hw_setting.bcast_sta_id;
6311 scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
6312
6313 /* flags + rate selection */
6314
6315 switch (priv->scan_bands) {
6316 case 2:
6317 scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
6318 scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
6319 scan->good_CRC_th = 0;
6320 band = IEEE80211_BAND_2GHZ;
6321 break;
6322
6323 case 1:
6324 scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
6325 scan->good_CRC_th = IWL_GOOD_CRC_TH;
6326 band = IEEE80211_BAND_5GHZ;
6327 break;
6328
6329 default:
6330 IWL_WARNING("Invalid scan band count\n");
6331 goto done;
6332 }
6333
6334 /* select Rx antennas */
6335 scan->flags |= iwl3945_get_antenna_flags(priv);
6336
6337 if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR)
6338 scan->filter_flags = RXON_FILTER_PROMISC_MSK;
6339
6340 if (direct_mask)
6341 scan->channel_count =
6342 iwl3945_get_channels_for_scan(
6343 priv, band, 1, /* active */
6344 direct_mask,
6345 (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
6346 else
6347 scan->channel_count =
6348 iwl3945_get_channels_for_scan(
6349 priv, band, 0, /* passive */
6350 direct_mask,
6351 (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
6352
6353 cmd.len += le16_to_cpu(scan->tx_cmd.len) +
6354 scan->channel_count * sizeof(struct iwl3945_scan_channel);
6355 cmd.data = scan;
6356 scan->len = cpu_to_le16(cmd.len);
6357
6358 set_bit(STATUS_SCAN_HW, &priv->status);
6359 rc = iwl3945_send_cmd_sync(priv, &cmd);
6360 if (rc)
6361 goto done;
6362
6363 queue_delayed_work(priv->workqueue, &priv->scan_check,
6364 IWL_SCAN_CHECK_WATCHDOG);
6365
6366 mutex_unlock(&priv->mutex);
6367 return;
6368
6369 done:
6370 /* inform mac80211 scan aborted */
6371 queue_work(priv->workqueue, &priv->scan_completed);
6372 mutex_unlock(&priv->mutex);
6373 }
6374
6375 static void iwl3945_bg_up(struct work_struct *data)
6376 {
6377 struct iwl3945_priv *priv = container_of(data, struct iwl3945_priv, up);
6378
6379 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6380 return;
6381
6382 mutex_lock(&priv->mutex);
6383 __iwl3945_up(priv);
6384 mutex_unlock(&priv->mutex);
6385 }
6386
6387 static void iwl3945_bg_restart(struct work_struct *data)
6388 {
6389 struct iwl3945_priv *priv = container_of(data, struct iwl3945_priv, restart);
6390
6391 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6392 return;
6393
6394 iwl3945_down(priv);
6395 queue_work(priv->workqueue, &priv->up);
6396 }
6397
6398 static void iwl3945_bg_rx_replenish(struct work_struct *data)
6399 {
6400 struct iwl3945_priv *priv =
6401 container_of(data, struct iwl3945_priv, rx_replenish);
6402
6403 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6404 return;
6405
6406 mutex_lock(&priv->mutex);
6407 iwl3945_rx_replenish(priv);
6408 mutex_unlock(&priv->mutex);
6409 }
6410
6411 #define IWL_DELAY_NEXT_SCAN (HZ*2)
6412
6413 static void iwl3945_bg_post_associate(struct work_struct *data)
6414 {
6415 struct iwl3945_priv *priv = container_of(data, struct iwl3945_priv,
6416 post_associate.work);
6417
6418 int rc = 0;
6419 struct ieee80211_conf *conf = NULL;
6420 DECLARE_MAC_BUF(mac);
6421
6422 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
6423 IWL_ERROR("%s Should not be called in AP mode\n", __FUNCTION__);
6424 return;
6425 }
6426
6427
6428 IWL_DEBUG_ASSOC("Associated as %d to: %s\n",
6429 priv->assoc_id,
6430 print_mac(mac, priv->active_rxon.bssid_addr));
6431
6432 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6433 return;
6434
6435 mutex_lock(&priv->mutex);
6436
6437 if (!priv->vif || !priv->is_open) {
6438 mutex_unlock(&priv->mutex);
6439 return;
6440 }
6441 iwl3945_scan_cancel_timeout(priv, 200);
6442
6443 conf = ieee80211_get_hw_conf(priv->hw);
6444
6445 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
6446 iwl3945_commit_rxon(priv);
6447
6448 memset(&priv->rxon_timing, 0, sizeof(struct iwl3945_rxon_time_cmd));
6449 iwl3945_setup_rxon_timing(priv);
6450 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON_TIMING,
6451 sizeof(priv->rxon_timing), &priv->rxon_timing);
6452 if (rc)
6453 IWL_WARNING("REPLY_RXON_TIMING failed - "
6454 "Attempting to continue.\n");
6455
6456 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
6457
6458 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
6459
6460 IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
6461 priv->assoc_id, priv->beacon_int);
6462
6463 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
6464 priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
6465 else
6466 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
6467
6468 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
6469 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
6470 priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
6471 else
6472 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
6473
6474 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
6475 priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
6476
6477 }
6478
6479 iwl3945_commit_rxon(priv);
6480
6481 switch (priv->iw_mode) {
6482 case IEEE80211_IF_TYPE_STA:
6483 iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
6484 break;
6485
6486 case IEEE80211_IF_TYPE_IBSS:
6487
6488 /* clear out the station table */
6489 iwl3945_clear_stations_table(priv);
6490
6491 iwl3945_add_station(priv, iwl3945_broadcast_addr, 0, 0);
6492 iwl3945_add_station(priv, priv->bssid, 0, 0);
6493 iwl3945_sync_sta(priv, IWL_STA_ID,
6494 (priv->band == IEEE80211_BAND_5GHZ) ?
6495 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
6496 CMD_ASYNC);
6497 iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
6498 iwl3945_send_beacon_cmd(priv);
6499
6500 break;
6501
6502 default:
6503 IWL_ERROR("%s Should not be called in %d mode\n",
6504 __FUNCTION__, priv->iw_mode);
6505 break;
6506 }
6507
6508 iwl3945_sequence_reset(priv);
6509
6510 iwl3945_activate_qos(priv, 0);
6511
6512 /* we have just associated, don't start scan too early */
6513 priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
6514 mutex_unlock(&priv->mutex);
6515 }
6516
6517 static void iwl3945_bg_abort_scan(struct work_struct *work)
6518 {
6519 struct iwl3945_priv *priv = container_of(work, struct iwl3945_priv, abort_scan);
6520
6521 if (!iwl3945_is_ready(priv))
6522 return;
6523
6524 mutex_lock(&priv->mutex);
6525
6526 set_bit(STATUS_SCAN_ABORTING, &priv->status);
6527 iwl3945_send_scan_abort(priv);
6528
6529 mutex_unlock(&priv->mutex);
6530 }
6531
6532 static int iwl3945_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf);
6533
6534 static void iwl3945_bg_scan_completed(struct work_struct *work)
6535 {
6536 struct iwl3945_priv *priv =
6537 container_of(work, struct iwl3945_priv, scan_completed);
6538
6539 IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, "SCAN complete scan\n");
6540
6541 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6542 return;
6543
6544 if (test_bit(STATUS_CONF_PENDING, &priv->status))
6545 iwl3945_mac_config(priv->hw, ieee80211_get_hw_conf(priv->hw));
6546
6547 ieee80211_scan_completed(priv->hw);
6548
6549 /* Since setting the TXPOWER may have been deferred while
6550 * performing the scan, fire one off */
6551 mutex_lock(&priv->mutex);
6552 iwl3945_hw_reg_send_txpower(priv);
6553 mutex_unlock(&priv->mutex);
6554 }
6555
6556 /*****************************************************************************
6557 *
6558 * mac80211 entry point functions
6559 *
6560 *****************************************************************************/
6561
6562 #define UCODE_READY_TIMEOUT (2 * HZ)
6563
6564 static int iwl3945_mac_start(struct ieee80211_hw *hw)
6565 {
6566 struct iwl3945_priv *priv = hw->priv;
6567 int ret;
6568
6569 IWL_DEBUG_MAC80211("enter\n");
6570
6571 if (pci_enable_device(priv->pci_dev)) {
6572 IWL_ERROR("Fail to pci_enable_device\n");
6573 return -ENODEV;
6574 }
6575 pci_restore_state(priv->pci_dev);
6576 pci_enable_msi(priv->pci_dev);
6577
6578 ret = request_irq(priv->pci_dev->irq, iwl3945_isr, IRQF_SHARED,
6579 DRV_NAME, priv);
6580 if (ret) {
6581 IWL_ERROR("Error allocating IRQ %d\n", priv->pci_dev->irq);
6582 goto out_disable_msi;
6583 }
6584
6585 /* we should be verifying the device is ready to be opened */
6586 mutex_lock(&priv->mutex);
6587
6588 memset(&priv->staging_rxon, 0, sizeof(struct iwl3945_rxon_cmd));
6589 /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
6590 * ucode filename and max sizes are card-specific. */
6591
6592 if (!priv->ucode_code.len) {
6593 ret = iwl3945_read_ucode(priv);
6594 if (ret) {
6595 IWL_ERROR("Could not read microcode: %d\n", ret);
6596 mutex_unlock(&priv->mutex);
6597 goto out_release_irq;
6598 }
6599 }
6600
6601 ret = __iwl3945_up(priv);
6602
6603 mutex_unlock(&priv->mutex);
6604
6605 if (ret)
6606 goto out_release_irq;
6607
6608 IWL_DEBUG_INFO("Start UP work.\n");
6609
6610 if (test_bit(STATUS_IN_SUSPEND, &priv->status))
6611 return 0;
6612
6613 /* Wait for START_ALIVE from ucode. Otherwise callbacks from
6614 * mac80211 will not be run successfully. */
6615 ret = wait_event_interruptible_timeout(priv->wait_command_queue,
6616 test_bit(STATUS_READY, &priv->status),
6617 UCODE_READY_TIMEOUT);
6618 if (!ret) {
6619 if (!test_bit(STATUS_READY, &priv->status)) {
6620 IWL_ERROR("Wait for START_ALIVE timeout after %dms.\n",
6621 jiffies_to_msecs(UCODE_READY_TIMEOUT));
6622 ret = -ETIMEDOUT;
6623 goto out_release_irq;
6624 }
6625 }
6626
6627 priv->is_open = 1;
6628 IWL_DEBUG_MAC80211("leave\n");
6629 return 0;
6630
6631 out_release_irq:
6632 free_irq(priv->pci_dev->irq, priv);
6633 out_disable_msi:
6634 pci_disable_msi(priv->pci_dev);
6635 pci_disable_device(priv->pci_dev);
6636 priv->is_open = 0;
6637 IWL_DEBUG_MAC80211("leave - failed\n");
6638 return ret;
6639 }
6640
6641 static void iwl3945_mac_stop(struct ieee80211_hw *hw)
6642 {
6643 struct iwl3945_priv *priv = hw->priv;
6644
6645 IWL_DEBUG_MAC80211("enter\n");
6646
6647 if (!priv->is_open) {
6648 IWL_DEBUG_MAC80211("leave - skip\n");
6649 return;
6650 }
6651
6652 priv->is_open = 0;
6653
6654 if (iwl3945_is_ready_rf(priv)) {
6655 /* stop mac, cancel any scan request and clear
6656 * RXON_FILTER_ASSOC_MSK BIT
6657 */
6658 mutex_lock(&priv->mutex);
6659 iwl3945_scan_cancel_timeout(priv, 100);
6660 cancel_delayed_work(&priv->post_associate);
6661 mutex_unlock(&priv->mutex);
6662 }
6663
6664 iwl3945_down(priv);
6665
6666 flush_workqueue(priv->workqueue);
6667 free_irq(priv->pci_dev->irq, priv);
6668 pci_disable_msi(priv->pci_dev);
6669 pci_save_state(priv->pci_dev);
6670 pci_disable_device(priv->pci_dev);
6671
6672 IWL_DEBUG_MAC80211("leave\n");
6673 }
6674
6675 static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
6676 struct ieee80211_tx_control *ctl)
6677 {
6678 struct iwl3945_priv *priv = hw->priv;
6679
6680 IWL_DEBUG_MAC80211("enter\n");
6681
6682 if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) {
6683 IWL_DEBUG_MAC80211("leave - monitor\n");
6684 return -1;
6685 }
6686
6687 IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
6688 ctl->tx_rate->bitrate);
6689
6690 if (iwl3945_tx_skb(priv, skb, ctl))
6691 dev_kfree_skb_any(skb);
6692
6693 IWL_DEBUG_MAC80211("leave\n");
6694 return 0;
6695 }
6696
6697 static int iwl3945_mac_add_interface(struct ieee80211_hw *hw,
6698 struct ieee80211_if_init_conf *conf)
6699 {
6700 struct iwl3945_priv *priv = hw->priv;
6701 unsigned long flags;
6702 DECLARE_MAC_BUF(mac);
6703
6704 IWL_DEBUG_MAC80211("enter: type %d\n", conf->type);
6705
6706 if (priv->vif) {
6707 IWL_DEBUG_MAC80211("leave - vif != NULL\n");
6708 return -EOPNOTSUPP;
6709 }
6710
6711 spin_lock_irqsave(&priv->lock, flags);
6712 priv->vif = conf->vif;
6713
6714 spin_unlock_irqrestore(&priv->lock, flags);
6715
6716 mutex_lock(&priv->mutex);
6717
6718 if (conf->mac_addr) {
6719 IWL_DEBUG_MAC80211("Set: %s\n", print_mac(mac, conf->mac_addr));
6720 memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
6721 }
6722
6723 if (iwl3945_is_ready(priv))
6724 iwl3945_set_mode(priv, conf->type);
6725
6726 mutex_unlock(&priv->mutex);
6727
6728 IWL_DEBUG_MAC80211("leave\n");
6729 return 0;
6730 }
6731
6732 /**
6733 * iwl3945_mac_config - mac80211 config callback
6734 *
6735 * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
6736 * be set inappropriately and the driver currently sets the hardware up to
6737 * use it whenever needed.
6738 */
6739 static int iwl3945_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf)
6740 {
6741 struct iwl3945_priv *priv = hw->priv;
6742 const struct iwl3945_channel_info *ch_info;
6743 unsigned long flags;
6744 int ret = 0;
6745
6746 mutex_lock(&priv->mutex);
6747 IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel->hw_value);
6748
6749 priv->add_radiotap = !!(conf->flags & IEEE80211_CONF_RADIOTAP);
6750
6751 if (!iwl3945_is_ready(priv)) {
6752 IWL_DEBUG_MAC80211("leave - not ready\n");
6753 ret = -EIO;
6754 goto out;
6755 }
6756
6757 if (unlikely(!iwl3945_param_disable_hw_scan &&
6758 test_bit(STATUS_SCANNING, &priv->status))) {
6759 IWL_DEBUG_MAC80211("leave - scanning\n");
6760 set_bit(STATUS_CONF_PENDING, &priv->status);
6761 mutex_unlock(&priv->mutex);
6762 return 0;
6763 }
6764
6765 spin_lock_irqsave(&priv->lock, flags);
6766
6767 ch_info = iwl3945_get_channel_info(priv, conf->channel->band,
6768 conf->channel->hw_value);
6769 if (!is_channel_valid(ch_info)) {
6770 IWL_DEBUG_SCAN("Channel %d [%d] is INVALID for this SKU.\n",
6771 conf->channel->hw_value, conf->channel->band);
6772 IWL_DEBUG_MAC80211("leave - invalid channel\n");
6773 spin_unlock_irqrestore(&priv->lock, flags);
6774 ret = -EINVAL;
6775 goto out;
6776 }
6777
6778 iwl3945_set_rxon_channel(priv, conf->channel->band, conf->channel->hw_value);
6779
6780 iwl3945_set_flags_for_phymode(priv, conf->channel->band);
6781
6782 /* The list of supported rates and rate mask can be different
6783 * for each phymode; since the phymode may have changed, reset
6784 * the rate mask to what mac80211 lists */
6785 iwl3945_set_rate(priv);
6786
6787 spin_unlock_irqrestore(&priv->lock, flags);
6788
6789 #ifdef IEEE80211_CONF_CHANNEL_SWITCH
6790 if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
6791 iwl3945_hw_channel_switch(priv, conf->channel);
6792 goto out;
6793 }
6794 #endif
6795
6796 iwl3945_radio_kill_sw(priv, !conf->radio_enabled);
6797
6798 if (!conf->radio_enabled) {
6799 IWL_DEBUG_MAC80211("leave - radio disabled\n");
6800 goto out;
6801 }
6802
6803 if (iwl3945_is_rfkill(priv)) {
6804 IWL_DEBUG_MAC80211("leave - RF kill\n");
6805 ret = -EIO;
6806 goto out;
6807 }
6808
6809 iwl3945_set_rate(priv);
6810
6811 if (memcmp(&priv->active_rxon,
6812 &priv->staging_rxon, sizeof(priv->staging_rxon)))
6813 iwl3945_commit_rxon(priv);
6814 else
6815 IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
6816
6817 IWL_DEBUG_MAC80211("leave\n");
6818
6819 out:
6820 clear_bit(STATUS_CONF_PENDING, &priv->status);
6821 mutex_unlock(&priv->mutex);
6822 return ret;
6823 }
6824
6825 static void iwl3945_config_ap(struct iwl3945_priv *priv)
6826 {
6827 int rc = 0;
6828
6829 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
6830 return;
6831
6832 /* The following should be done only at AP bring up */
6833 if ((priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) == 0) {
6834
6835 /* RXON - unassoc (to set timing command) */
6836 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
6837 iwl3945_commit_rxon(priv);
6838
6839 /* RXON Timing */
6840 memset(&priv->rxon_timing, 0, sizeof(struct iwl3945_rxon_time_cmd));
6841 iwl3945_setup_rxon_timing(priv);
6842 rc = iwl3945_send_cmd_pdu(priv, REPLY_RXON_TIMING,
6843 sizeof(priv->rxon_timing), &priv->rxon_timing);
6844 if (rc)
6845 IWL_WARNING("REPLY_RXON_TIMING failed - "
6846 "Attempting to continue.\n");
6847
6848 /* FIXME: what should be the assoc_id for AP? */
6849 priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
6850 if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
6851 priv->staging_rxon.flags |=
6852 RXON_FLG_SHORT_PREAMBLE_MSK;
6853 else
6854 priv->staging_rxon.flags &=
6855 ~RXON_FLG_SHORT_PREAMBLE_MSK;
6856
6857 if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
6858 if (priv->assoc_capability &
6859 WLAN_CAPABILITY_SHORT_SLOT_TIME)
6860 priv->staging_rxon.flags |=
6861 RXON_FLG_SHORT_SLOT_MSK;
6862 else
6863 priv->staging_rxon.flags &=
6864 ~RXON_FLG_SHORT_SLOT_MSK;
6865
6866 if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
6867 priv->staging_rxon.flags &=
6868 ~RXON_FLG_SHORT_SLOT_MSK;
6869 }
6870 /* restore RXON assoc */
6871 priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
6872 iwl3945_commit_rxon(priv);
6873 iwl3945_add_station(priv, iwl3945_broadcast_addr, 0, 0);
6874 }
6875 iwl3945_send_beacon_cmd(priv);
6876
6877 /* FIXME - we need to add code here to detect a totally new
6878 * configuration, reset the AP, unassoc, rxon timing, assoc,
6879 * clear sta table, add BCAST sta... */
6880 }
6881
6882 static int iwl3945_mac_config_interface(struct ieee80211_hw *hw,
6883 struct ieee80211_vif *vif,
6884 struct ieee80211_if_conf *conf)
6885 {
6886 struct iwl3945_priv *priv = hw->priv;
6887 DECLARE_MAC_BUF(mac);
6888 unsigned long flags;
6889 int rc;
6890
6891 if (conf == NULL)
6892 return -EIO;
6893
6894 if (priv->vif != vif) {
6895 IWL_DEBUG_MAC80211("leave - priv->vif != vif\n");
6896 return 0;
6897 }
6898
6899 /* XXX: this MUST use conf->mac_addr */
6900
6901 if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
6902 (!conf->beacon || !conf->ssid_len)) {
6903 IWL_DEBUG_MAC80211
6904 ("Leaving in AP mode because HostAPD is not ready.\n");
6905 return 0;
6906 }
6907
6908 if (!iwl3945_is_alive(priv))
6909 return -EAGAIN;
6910
6911 mutex_lock(&priv->mutex);
6912
6913 if (conf->bssid)
6914 IWL_DEBUG_MAC80211("bssid: %s\n",
6915 print_mac(mac, conf->bssid));
6916
6917 /*
6918 * very dubious code was here; the probe filtering flag is never set:
6919 *
6920 if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
6921 !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
6922 */
6923
6924 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
6925 if (!conf->bssid) {
6926 conf->bssid = priv->mac_addr;
6927 memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
6928 IWL_DEBUG_MAC80211("bssid was set to: %s\n",
6929 print_mac(mac, conf->bssid));
6930 }
6931 if (priv->ibss_beacon)
6932 dev_kfree_skb(priv->ibss_beacon);
6933
6934 priv->ibss_beacon = conf->beacon;
6935 }
6936
6937 if (iwl3945_is_rfkill(priv))
6938 goto done;
6939
6940 if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
6941 !is_multicast_ether_addr(conf->bssid)) {
6942 /* If there is currently a HW scan going on in the background
6943 * then we need to cancel it else the RXON below will fail. */
6944 if (iwl3945_scan_cancel_timeout(priv, 100)) {
6945 IWL_WARNING("Aborted scan still in progress "
6946 "after 100ms\n");
6947 IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
6948 mutex_unlock(&priv->mutex);
6949 return -EAGAIN;
6950 }
6951 memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
6952
6953 /* TODO: Audit driver for usage of these members and see
6954 * if mac80211 deprecates them (priv->bssid looks like it
6955 * shouldn't be there, but I haven't scanned the IBSS code
6956 * to verify) - jpk */
6957 memcpy(priv->bssid, conf->bssid, ETH_ALEN);
6958
6959 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
6960 iwl3945_config_ap(priv);
6961 else {
6962 rc = iwl3945_commit_rxon(priv);
6963 if ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && rc)
6964 iwl3945_add_station(priv,
6965 priv->active_rxon.bssid_addr, 1, 0);
6966 }
6967
6968 } else {
6969 iwl3945_scan_cancel_timeout(priv, 100);
6970 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
6971 iwl3945_commit_rxon(priv);
6972 }
6973
6974 done:
6975 spin_lock_irqsave(&priv->lock, flags);
6976 if (!conf->ssid_len)
6977 memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
6978 else
6979 memcpy(priv->essid, conf->ssid, conf->ssid_len);
6980
6981 priv->essid_len = conf->ssid_len;
6982 spin_unlock_irqrestore(&priv->lock, flags);
6983
6984 IWL_DEBUG_MAC80211("leave\n");
6985 mutex_unlock(&priv->mutex);
6986
6987 return 0;
6988 }
6989
6990 static void iwl3945_configure_filter(struct ieee80211_hw *hw,
6991 unsigned int changed_flags,
6992 unsigned int *total_flags,
6993 int mc_count, struct dev_addr_list *mc_list)
6994 {
6995 /*
6996 * XXX: dummy
6997 * see also iwl3945_connection_init_rx_config
6998 */
6999 *total_flags = 0;
7000 }
7001
7002 static void iwl3945_mac_remove_interface(struct ieee80211_hw *hw,
7003 struct ieee80211_if_init_conf *conf)
7004 {
7005 struct iwl3945_priv *priv = hw->priv;
7006
7007 IWL_DEBUG_MAC80211("enter\n");
7008
7009 mutex_lock(&priv->mutex);
7010
7011 if (iwl3945_is_ready_rf(priv)) {
7012 iwl3945_scan_cancel_timeout(priv, 100);
7013 cancel_delayed_work(&priv->post_associate);
7014 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
7015 iwl3945_commit_rxon(priv);
7016 }
7017 if (priv->vif == conf->vif) {
7018 priv->vif = NULL;
7019 memset(priv->bssid, 0, ETH_ALEN);
7020 memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
7021 priv->essid_len = 0;
7022 }
7023 mutex_unlock(&priv->mutex);
7024
7025 IWL_DEBUG_MAC80211("leave\n");
7026 }
7027
7028 static int iwl3945_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t len)
7029 {
7030 int rc = 0;
7031 unsigned long flags;
7032 struct iwl3945_priv *priv = hw->priv;
7033
7034 IWL_DEBUG_MAC80211("enter\n");
7035
7036 mutex_lock(&priv->mutex);
7037 spin_lock_irqsave(&priv->lock, flags);
7038
7039 if (!iwl3945_is_ready_rf(priv)) {
7040 rc = -EIO;
7041 IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
7042 goto out_unlock;
7043 }
7044
7045 if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { /* APs don't scan */
7046 rc = -EIO;
7047 IWL_ERROR("ERROR: APs don't scan\n");
7048 goto out_unlock;
7049 }
7050
7051 /* we don't schedule scan within next_scan_jiffies period */
7052 if (priv->next_scan_jiffies &&
7053 time_after(priv->next_scan_jiffies, jiffies)) {
7054 rc = -EAGAIN;
7055 goto out_unlock;
7056 }
7057 /* if we just finished scan ask for delay */
7058 if (priv->last_scan_jiffies && time_after(priv->last_scan_jiffies +
7059 IWL_DELAY_NEXT_SCAN, jiffies)) {
7060 rc = -EAGAIN;
7061 goto out_unlock;
7062 }
7063 if (len) {
7064 IWL_DEBUG_SCAN("direct scan for %s [%d]\n ",
7065 iwl3945_escape_essid(ssid, len), (int)len);
7066
7067 priv->one_direct_scan = 1;
7068 priv->direct_ssid_len = (u8)
7069 min((u8) len, (u8) IW_ESSID_MAX_SIZE);
7070 memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
7071 } else
7072 priv->one_direct_scan = 0;
7073
7074 rc = iwl3945_scan_initiate(priv);
7075
7076 IWL_DEBUG_MAC80211("leave\n");
7077
7078 out_unlock:
7079 spin_unlock_irqrestore(&priv->lock, flags);
7080 mutex_unlock(&priv->mutex);
7081
7082 return rc;
7083 }
7084
7085 static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
7086 const u8 *local_addr, const u8 *addr,
7087 struct ieee80211_key_conf *key)
7088 {
7089 struct iwl3945_priv *priv = hw->priv;
7090 int rc = 0;
7091 u8 sta_id;
7092
7093 IWL_DEBUG_MAC80211("enter\n");
7094
7095 if (!iwl3945_param_hwcrypto) {
7096 IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
7097 return -EOPNOTSUPP;
7098 }
7099
7100 if (is_zero_ether_addr(addr))
7101 /* only support pairwise keys */
7102 return -EOPNOTSUPP;
7103
7104 sta_id = iwl3945_hw_find_station(priv, addr);
7105 if (sta_id == IWL_INVALID_STATION) {
7106 DECLARE_MAC_BUF(mac);
7107
7108 IWL_DEBUG_MAC80211("leave - %s not in station map.\n",
7109 print_mac(mac, addr));
7110 return -EINVAL;
7111 }
7112
7113 mutex_lock(&priv->mutex);
7114
7115 iwl3945_scan_cancel_timeout(priv, 100);
7116
7117 switch (cmd) {
7118 case SET_KEY:
7119 rc = iwl3945_update_sta_key_info(priv, key, sta_id);
7120 if (!rc) {
7121 iwl3945_set_rxon_hwcrypto(priv, 1);
7122 iwl3945_commit_rxon(priv);
7123 key->hw_key_idx = sta_id;
7124 IWL_DEBUG_MAC80211("set_key success, using hwcrypto\n");
7125 key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
7126 }
7127 break;
7128 case DISABLE_KEY:
7129 rc = iwl3945_clear_sta_key_info(priv, sta_id);
7130 if (!rc) {
7131 iwl3945_set_rxon_hwcrypto(priv, 0);
7132 iwl3945_commit_rxon(priv);
7133 IWL_DEBUG_MAC80211("disable hwcrypto key\n");
7134 }
7135 break;
7136 default:
7137 rc = -EINVAL;
7138 }
7139
7140 IWL_DEBUG_MAC80211("leave\n");
7141 mutex_unlock(&priv->mutex);
7142
7143 return rc;
7144 }
7145
7146 static int iwl3945_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
7147 const struct ieee80211_tx_queue_params *params)
7148 {
7149 struct iwl3945_priv *priv = hw->priv;
7150 unsigned long flags;
7151 int q;
7152
7153 IWL_DEBUG_MAC80211("enter\n");
7154
7155 if (!iwl3945_is_ready_rf(priv)) {
7156 IWL_DEBUG_MAC80211("leave - RF not ready\n");
7157 return -EIO;
7158 }
7159
7160 if (queue >= AC_NUM) {
7161 IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
7162 return 0;
7163 }
7164
7165 if (!priv->qos_data.qos_enable) {
7166 priv->qos_data.qos_active = 0;
7167 IWL_DEBUG_MAC80211("leave - qos not enabled\n");
7168 return 0;
7169 }
7170 q = AC_NUM - 1 - queue;
7171
7172 spin_lock_irqsave(&priv->lock, flags);
7173
7174 priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
7175 priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
7176 priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
7177 priv->qos_data.def_qos_parm.ac[q].edca_txop =
7178 cpu_to_le16((params->txop * 32));
7179
7180 priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
7181 priv->qos_data.qos_active = 1;
7182
7183 spin_unlock_irqrestore(&priv->lock, flags);
7184
7185 mutex_lock(&priv->mutex);
7186 if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
7187 iwl3945_activate_qos(priv, 1);
7188 else if (priv->assoc_id && iwl3945_is_associated(priv))
7189 iwl3945_activate_qos(priv, 0);
7190
7191 mutex_unlock(&priv->mutex);
7192
7193 IWL_DEBUG_MAC80211("leave\n");
7194 return 0;
7195 }
7196
7197 static int iwl3945_mac_get_tx_stats(struct ieee80211_hw *hw,
7198 struct ieee80211_tx_queue_stats *stats)
7199 {
7200 struct iwl3945_priv *priv = hw->priv;
7201 int i, avail;
7202 struct iwl3945_tx_queue *txq;
7203 struct iwl3945_queue *q;
7204 unsigned long flags;
7205
7206 IWL_DEBUG_MAC80211("enter\n");
7207
7208 if (!iwl3945_is_ready_rf(priv)) {
7209 IWL_DEBUG_MAC80211("leave - RF not ready\n");
7210 return -EIO;
7211 }
7212
7213 spin_lock_irqsave(&priv->lock, flags);
7214
7215 for (i = 0; i < AC_NUM; i++) {
7216 txq = &priv->txq[i];
7217 q = &txq->q;
7218 avail = iwl3945_queue_space(q);
7219
7220 stats[i].len = q->n_window - avail;
7221 stats[i].limit = q->n_window - q->high_mark;
7222 stats[i].count = q->n_window;
7223
7224 }
7225 spin_unlock_irqrestore(&priv->lock, flags);
7226
7227 IWL_DEBUG_MAC80211("leave\n");
7228
7229 return 0;
7230 }
7231
7232 static int iwl3945_mac_get_stats(struct ieee80211_hw *hw,
7233 struct ieee80211_low_level_stats *stats)
7234 {
7235 IWL_DEBUG_MAC80211("enter\n");
7236 IWL_DEBUG_MAC80211("leave\n");
7237
7238 return 0;
7239 }
7240
7241 static u64 iwl3945_mac_get_tsf(struct ieee80211_hw *hw)
7242 {
7243 IWL_DEBUG_MAC80211("enter\n");
7244 IWL_DEBUG_MAC80211("leave\n");
7245
7246 return 0;
7247 }
7248
7249 static void iwl3945_mac_reset_tsf(struct ieee80211_hw *hw)
7250 {
7251 struct iwl3945_priv *priv = hw->priv;
7252 unsigned long flags;
7253
7254 mutex_lock(&priv->mutex);
7255 IWL_DEBUG_MAC80211("enter\n");
7256
7257 iwl3945_reset_qos(priv);
7258
7259 cancel_delayed_work(&priv->post_associate);
7260
7261 spin_lock_irqsave(&priv->lock, flags);
7262 priv->assoc_id = 0;
7263 priv->assoc_capability = 0;
7264 priv->call_post_assoc_from_beacon = 0;
7265
7266 /* new association get rid of ibss beacon skb */
7267 if (priv->ibss_beacon)
7268 dev_kfree_skb(priv->ibss_beacon);
7269
7270 priv->ibss_beacon = NULL;
7271
7272 priv->beacon_int = priv->hw->conf.beacon_int;
7273 priv->timestamp1 = 0;
7274 priv->timestamp0 = 0;
7275 if ((priv->iw_mode == IEEE80211_IF_TYPE_STA))
7276 priv->beacon_int = 0;
7277
7278 spin_unlock_irqrestore(&priv->lock, flags);
7279
7280 if (!iwl3945_is_ready_rf(priv)) {
7281 IWL_DEBUG_MAC80211("leave - not ready\n");
7282 mutex_unlock(&priv->mutex);
7283 return;
7284 }
7285
7286 /* we are restarting association process
7287 * clear RXON_FILTER_ASSOC_MSK bit
7288 */
7289 if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
7290 iwl3945_scan_cancel_timeout(priv, 100);
7291 priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
7292 iwl3945_commit_rxon(priv);
7293 }
7294
7295 /* Per mac80211.h: This is only used in IBSS mode... */
7296 if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
7297
7298 IWL_DEBUG_MAC80211("leave - not in IBSS\n");
7299 mutex_unlock(&priv->mutex);
7300 return;
7301 }
7302
7303 iwl3945_set_rate(priv);
7304
7305 mutex_unlock(&priv->mutex);
7306
7307 IWL_DEBUG_MAC80211("leave\n");
7308
7309 }
7310
7311 static int iwl3945_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb,
7312 struct ieee80211_tx_control *control)
7313 {
7314 struct iwl3945_priv *priv = hw->priv;
7315 unsigned long flags;
7316
7317 mutex_lock(&priv->mutex);
7318 IWL_DEBUG_MAC80211("enter\n");
7319
7320 if (!iwl3945_is_ready_rf(priv)) {
7321 IWL_DEBUG_MAC80211("leave - RF not ready\n");
7322 mutex_unlock(&priv->mutex);
7323 return -EIO;
7324 }
7325
7326 if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
7327 IWL_DEBUG_MAC80211("leave - not IBSS\n");
7328 mutex_unlock(&priv->mutex);
7329 return -EIO;
7330 }
7331
7332 spin_lock_irqsave(&priv->lock, flags);
7333
7334 if (priv->ibss_beacon)
7335 dev_kfree_skb(priv->ibss_beacon);
7336
7337 priv->ibss_beacon = skb;
7338
7339 priv->assoc_id = 0;
7340
7341 IWL_DEBUG_MAC80211("leave\n");
7342 spin_unlock_irqrestore(&priv->lock, flags);
7343
7344 iwl3945_reset_qos(priv);
7345
7346 queue_work(priv->workqueue, &priv->post_associate.work);
7347
7348 mutex_unlock(&priv->mutex);
7349
7350 return 0;
7351 }
7352
7353 /*****************************************************************************
7354 *
7355 * sysfs attributes
7356 *
7357 *****************************************************************************/
7358
7359 #ifdef CONFIG_IWL3945_DEBUG
7360
7361 /*
7362 * The following adds a new attribute to the sysfs representation
7363 * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
7364 * used for controlling the debug level.
7365 *
7366 * See the level definitions in iwl for details.
7367 */
7368
7369 static ssize_t show_debug_level(struct device_driver *d, char *buf)
7370 {
7371 return sprintf(buf, "0x%08X\n", iwl3945_debug_level);
7372 }
7373 static ssize_t store_debug_level(struct device_driver *d,
7374 const char *buf, size_t count)
7375 {
7376 char *p = (char *)buf;
7377 u32 val;
7378
7379 val = simple_strtoul(p, &p, 0);
7380 if (p == buf)
7381 printk(KERN_INFO DRV_NAME
7382 ": %s is not in hex or decimal form.\n", buf);
7383 else
7384 iwl3945_debug_level = val;
7385
7386 return strnlen(buf, count);
7387 }
7388
7389 static DRIVER_ATTR(debug_level, S_IWUSR | S_IRUGO,
7390 show_debug_level, store_debug_level);
7391
7392 #endif /* CONFIG_IWL3945_DEBUG */
7393
7394 static ssize_t show_rf_kill(struct device *d,
7395 struct device_attribute *attr, char *buf)
7396 {
7397 /*
7398 * 0 - RF kill not enabled
7399 * 1 - SW based RF kill active (sysfs)
7400 * 2 - HW based RF kill active
7401 * 3 - Both HW and SW based RF kill active
7402 */
7403 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7404 int val = (test_bit(STATUS_RF_KILL_SW, &priv->status) ? 0x1 : 0x0) |
7405 (test_bit(STATUS_RF_KILL_HW, &priv->status) ? 0x2 : 0x0);
7406
7407 return sprintf(buf, "%i\n", val);
7408 }
7409
7410 static ssize_t store_rf_kill(struct device *d,
7411 struct device_attribute *attr,
7412 const char *buf, size_t count)
7413 {
7414 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7415
7416 mutex_lock(&priv->mutex);
7417 iwl3945_radio_kill_sw(priv, buf[0] == '1');
7418 mutex_unlock(&priv->mutex);
7419
7420 return count;
7421 }
7422
7423 static DEVICE_ATTR(rf_kill, S_IWUSR | S_IRUGO, show_rf_kill, store_rf_kill);
7424
7425 static ssize_t show_temperature(struct device *d,
7426 struct device_attribute *attr, char *buf)
7427 {
7428 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7429
7430 if (!iwl3945_is_alive(priv))
7431 return -EAGAIN;
7432
7433 return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
7434 }
7435
7436 static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
7437
7438 static ssize_t show_rs_window(struct device *d,
7439 struct device_attribute *attr,
7440 char *buf)
7441 {
7442 struct iwl3945_priv *priv = d->driver_data;
7443 return iwl3945_fill_rs_info(priv->hw, buf, IWL_AP_ID);
7444 }
7445 static DEVICE_ATTR(rs_window, S_IRUGO, show_rs_window, NULL);
7446
7447 static ssize_t show_tx_power(struct device *d,
7448 struct device_attribute *attr, char *buf)
7449 {
7450 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7451 return sprintf(buf, "%d\n", priv->user_txpower_limit);
7452 }
7453
7454 static ssize_t store_tx_power(struct device *d,
7455 struct device_attribute *attr,
7456 const char *buf, size_t count)
7457 {
7458 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7459 char *p = (char *)buf;
7460 u32 val;
7461
7462 val = simple_strtoul(p, &p, 10);
7463 if (p == buf)
7464 printk(KERN_INFO DRV_NAME
7465 ": %s is not in decimal form.\n", buf);
7466 else
7467 iwl3945_hw_reg_set_txpower(priv, val);
7468
7469 return count;
7470 }
7471
7472 static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
7473
7474 static ssize_t show_flags(struct device *d,
7475 struct device_attribute *attr, char *buf)
7476 {
7477 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7478
7479 return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
7480 }
7481
7482 static ssize_t store_flags(struct device *d,
7483 struct device_attribute *attr,
7484 const char *buf, size_t count)
7485 {
7486 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7487 u32 flags = simple_strtoul(buf, NULL, 0);
7488
7489 mutex_lock(&priv->mutex);
7490 if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
7491 /* Cancel any currently running scans... */
7492 if (iwl3945_scan_cancel_timeout(priv, 100))
7493 IWL_WARNING("Could not cancel scan.\n");
7494 else {
7495 IWL_DEBUG_INFO("Committing rxon.flags = 0x%04X\n",
7496 flags);
7497 priv->staging_rxon.flags = cpu_to_le32(flags);
7498 iwl3945_commit_rxon(priv);
7499 }
7500 }
7501 mutex_unlock(&priv->mutex);
7502
7503 return count;
7504 }
7505
7506 static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
7507
7508 static ssize_t show_filter_flags(struct device *d,
7509 struct device_attribute *attr, char *buf)
7510 {
7511 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7512
7513 return sprintf(buf, "0x%04X\n",
7514 le32_to_cpu(priv->active_rxon.filter_flags));
7515 }
7516
7517 static ssize_t store_filter_flags(struct device *d,
7518 struct device_attribute *attr,
7519 const char *buf, size_t count)
7520 {
7521 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7522 u32 filter_flags = simple_strtoul(buf, NULL, 0);
7523
7524 mutex_lock(&priv->mutex);
7525 if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
7526 /* Cancel any currently running scans... */
7527 if (iwl3945_scan_cancel_timeout(priv, 100))
7528 IWL_WARNING("Could not cancel scan.\n");
7529 else {
7530 IWL_DEBUG_INFO("Committing rxon.filter_flags = "
7531 "0x%04X\n", filter_flags);
7532 priv->staging_rxon.filter_flags =
7533 cpu_to_le32(filter_flags);
7534 iwl3945_commit_rxon(priv);
7535 }
7536 }
7537 mutex_unlock(&priv->mutex);
7538
7539 return count;
7540 }
7541
7542 static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
7543 store_filter_flags);
7544
7545 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
7546
7547 static ssize_t show_measurement(struct device *d,
7548 struct device_attribute *attr, char *buf)
7549 {
7550 struct iwl3945_priv *priv = dev_get_drvdata(d);
7551 struct iwl3945_spectrum_notification measure_report;
7552 u32 size = sizeof(measure_report), len = 0, ofs = 0;
7553 u8 *data = (u8 *) & measure_report;
7554 unsigned long flags;
7555
7556 spin_lock_irqsave(&priv->lock, flags);
7557 if (!(priv->measurement_status & MEASUREMENT_READY)) {
7558 spin_unlock_irqrestore(&priv->lock, flags);
7559 return 0;
7560 }
7561 memcpy(&measure_report, &priv->measure_report, size);
7562 priv->measurement_status = 0;
7563 spin_unlock_irqrestore(&priv->lock, flags);
7564
7565 while (size && (PAGE_SIZE - len)) {
7566 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
7567 PAGE_SIZE - len, 1);
7568 len = strlen(buf);
7569 if (PAGE_SIZE - len)
7570 buf[len++] = '\n';
7571
7572 ofs += 16;
7573 size -= min(size, 16U);
7574 }
7575
7576 return len;
7577 }
7578
7579 static ssize_t store_measurement(struct device *d,
7580 struct device_attribute *attr,
7581 const char *buf, size_t count)
7582 {
7583 struct iwl3945_priv *priv = dev_get_drvdata(d);
7584 struct ieee80211_measurement_params params = {
7585 .channel = le16_to_cpu(priv->active_rxon.channel),
7586 .start_time = cpu_to_le64(priv->last_tsf),
7587 .duration = cpu_to_le16(1),
7588 };
7589 u8 type = IWL_MEASURE_BASIC;
7590 u8 buffer[32];
7591 u8 channel;
7592
7593 if (count) {
7594 char *p = buffer;
7595 strncpy(buffer, buf, min(sizeof(buffer), count));
7596 channel = simple_strtoul(p, NULL, 0);
7597 if (channel)
7598 params.channel = channel;
7599
7600 p = buffer;
7601 while (*p && *p != ' ')
7602 p++;
7603 if (*p)
7604 type = simple_strtoul(p + 1, NULL, 0);
7605 }
7606
7607 IWL_DEBUG_INFO("Invoking measurement of type %d on "
7608 "channel %d (for '%s')\n", type, params.channel, buf);
7609 iwl3945_get_measurement(priv, &params, type);
7610
7611 return count;
7612 }
7613
7614 static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
7615 show_measurement, store_measurement);
7616 #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
7617
7618 static ssize_t store_retry_rate(struct device *d,
7619 struct device_attribute *attr,
7620 const char *buf, size_t count)
7621 {
7622 struct iwl3945_priv *priv = dev_get_drvdata(d);
7623
7624 priv->retry_rate = simple_strtoul(buf, NULL, 0);
7625 if (priv->retry_rate <= 0)
7626 priv->retry_rate = 1;
7627
7628 return count;
7629 }
7630
7631 static ssize_t show_retry_rate(struct device *d,
7632 struct device_attribute *attr, char *buf)
7633 {
7634 struct iwl3945_priv *priv = dev_get_drvdata(d);
7635 return sprintf(buf, "%d", priv->retry_rate);
7636 }
7637
7638 static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
7639 store_retry_rate);
7640
7641 static ssize_t store_power_level(struct device *d,
7642 struct device_attribute *attr,
7643 const char *buf, size_t count)
7644 {
7645 struct iwl3945_priv *priv = dev_get_drvdata(d);
7646 int rc;
7647 int mode;
7648
7649 mode = simple_strtoul(buf, NULL, 0);
7650 mutex_lock(&priv->mutex);
7651
7652 if (!iwl3945_is_ready(priv)) {
7653 rc = -EAGAIN;
7654 goto out;
7655 }
7656
7657 if ((mode < 1) || (mode > IWL_POWER_LIMIT) || (mode == IWL_POWER_AC))
7658 mode = IWL_POWER_AC;
7659 else
7660 mode |= IWL_POWER_ENABLED;
7661
7662 if (mode != priv->power_mode) {
7663 rc = iwl3945_send_power_mode(priv, IWL_POWER_LEVEL(mode));
7664 if (rc) {
7665 IWL_DEBUG_MAC80211("failed setting power mode.\n");
7666 goto out;
7667 }
7668 priv->power_mode = mode;
7669 }
7670
7671 rc = count;
7672
7673 out:
7674 mutex_unlock(&priv->mutex);
7675 return rc;
7676 }
7677
7678 #define MAX_WX_STRING 80
7679
7680 /* Values are in microsecond */
7681 static const s32 timeout_duration[] = {
7682 350000,
7683 250000,
7684 75000,
7685 37000,
7686 25000,
7687 };
7688 static const s32 period_duration[] = {
7689 400000,
7690 700000,
7691 1000000,
7692 1000000,
7693 1000000
7694 };
7695
7696 static ssize_t show_power_level(struct device *d,
7697 struct device_attribute *attr, char *buf)
7698 {
7699 struct iwl3945_priv *priv = dev_get_drvdata(d);
7700 int level = IWL_POWER_LEVEL(priv->power_mode);
7701 char *p = buf;
7702
7703 p += sprintf(p, "%d ", level);
7704 switch (level) {
7705 case IWL_POWER_MODE_CAM:
7706 case IWL_POWER_AC:
7707 p += sprintf(p, "(AC)");
7708 break;
7709 case IWL_POWER_BATTERY:
7710 p += sprintf(p, "(BATTERY)");
7711 break;
7712 default:
7713 p += sprintf(p,
7714 "(Timeout %dms, Period %dms)",
7715 timeout_duration[level - 1] / 1000,
7716 period_duration[level - 1] / 1000);
7717 }
7718
7719 if (!(priv->power_mode & IWL_POWER_ENABLED))
7720 p += sprintf(p, " OFF\n");
7721 else
7722 p += sprintf(p, " \n");
7723
7724 return (p - buf + 1);
7725
7726 }
7727
7728 static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
7729 store_power_level);
7730
7731 static ssize_t show_channels(struct device *d,
7732 struct device_attribute *attr, char *buf)
7733 {
7734 /* all this shit doesn't belong into sysfs anyway */
7735 return 0;
7736 }
7737
7738 static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
7739
7740 static ssize_t show_statistics(struct device *d,
7741 struct device_attribute *attr, char *buf)
7742 {
7743 struct iwl3945_priv *priv = dev_get_drvdata(d);
7744 u32 size = sizeof(struct iwl3945_notif_statistics);
7745 u32 len = 0, ofs = 0;
7746 u8 *data = (u8 *) & priv->statistics;
7747 int rc = 0;
7748
7749 if (!iwl3945_is_alive(priv))
7750 return -EAGAIN;
7751
7752 mutex_lock(&priv->mutex);
7753 rc = iwl3945_send_statistics_request(priv);
7754 mutex_unlock(&priv->mutex);
7755
7756 if (rc) {
7757 len = sprintf(buf,
7758 "Error sending statistics request: 0x%08X\n", rc);
7759 return len;
7760 }
7761
7762 while (size && (PAGE_SIZE - len)) {
7763 hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
7764 PAGE_SIZE - len, 1);
7765 len = strlen(buf);
7766 if (PAGE_SIZE - len)
7767 buf[len++] = '\n';
7768
7769 ofs += 16;
7770 size -= min(size, 16U);
7771 }
7772
7773 return len;
7774 }
7775
7776 static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
7777
7778 static ssize_t show_antenna(struct device *d,
7779 struct device_attribute *attr, char *buf)
7780 {
7781 struct iwl3945_priv *priv = dev_get_drvdata(d);
7782
7783 if (!iwl3945_is_alive(priv))
7784 return -EAGAIN;
7785
7786 return sprintf(buf, "%d\n", priv->antenna);
7787 }
7788
7789 static ssize_t store_antenna(struct device *d,
7790 struct device_attribute *attr,
7791 const char *buf, size_t count)
7792 {
7793 int ant;
7794 struct iwl3945_priv *priv = dev_get_drvdata(d);
7795
7796 if (count == 0)
7797 return 0;
7798
7799 if (sscanf(buf, "%1i", &ant) != 1) {
7800 IWL_DEBUG_INFO("not in hex or decimal form.\n");
7801 return count;
7802 }
7803
7804 if ((ant >= 0) && (ant <= 2)) {
7805 IWL_DEBUG_INFO("Setting antenna select to %d.\n", ant);
7806 priv->antenna = (enum iwl3945_antenna)ant;
7807 } else
7808 IWL_DEBUG_INFO("Bad antenna select value %d.\n", ant);
7809
7810
7811 return count;
7812 }
7813
7814 static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
7815
7816 static ssize_t show_status(struct device *d,
7817 struct device_attribute *attr, char *buf)
7818 {
7819 struct iwl3945_priv *priv = (struct iwl3945_priv *)d->driver_data;
7820 if (!iwl3945_is_alive(priv))
7821 return -EAGAIN;
7822 return sprintf(buf, "0x%08x\n", (int)priv->status);
7823 }
7824
7825 static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
7826
7827 static ssize_t dump_error_log(struct device *d,
7828 struct device_attribute *attr,
7829 const char *buf, size_t count)
7830 {
7831 char *p = (char *)buf;
7832
7833 if (p[0] == '1')
7834 iwl3945_dump_nic_error_log((struct iwl3945_priv *)d->driver_data);
7835
7836 return strnlen(buf, count);
7837 }
7838
7839 static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
7840
7841 static ssize_t dump_event_log(struct device *d,
7842 struct device_attribute *attr,
7843 const char *buf, size_t count)
7844 {
7845 char *p = (char *)buf;
7846
7847 if (p[0] == '1')
7848 iwl3945_dump_nic_event_log((struct iwl3945_priv *)d->driver_data);
7849
7850 return strnlen(buf, count);
7851 }
7852
7853 static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
7854
7855 /*****************************************************************************
7856 *
7857 * driver setup and teardown
7858 *
7859 *****************************************************************************/
7860
7861 static void iwl3945_setup_deferred_work(struct iwl3945_priv *priv)
7862 {
7863 priv->workqueue = create_workqueue(DRV_NAME);
7864
7865 init_waitqueue_head(&priv->wait_command_queue);
7866
7867 INIT_WORK(&priv->up, iwl3945_bg_up);
7868 INIT_WORK(&priv->restart, iwl3945_bg_restart);
7869 INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
7870 INIT_WORK(&priv->scan_completed, iwl3945_bg_scan_completed);
7871 INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
7872 INIT_WORK(&priv->abort_scan, iwl3945_bg_abort_scan);
7873 INIT_WORK(&priv->rf_kill, iwl3945_bg_rf_kill);
7874 INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
7875 INIT_DELAYED_WORK(&priv->post_associate, iwl3945_bg_post_associate);
7876 INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
7877 INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
7878 INIT_DELAYED_WORK(&priv->scan_check, iwl3945_bg_scan_check);
7879
7880 iwl3945_hw_setup_deferred_work(priv);
7881
7882 tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
7883 iwl3945_irq_tasklet, (unsigned long)priv);
7884 }
7885
7886 static void iwl3945_cancel_deferred_work(struct iwl3945_priv *priv)
7887 {
7888 iwl3945_hw_cancel_deferred_work(priv);
7889
7890 cancel_delayed_work_sync(&priv->init_alive_start);
7891 cancel_delayed_work(&priv->scan_check);
7892 cancel_delayed_work(&priv->alive_start);
7893 cancel_delayed_work(&priv->post_associate);
7894 cancel_work_sync(&priv->beacon_update);
7895 }
7896
7897 static struct attribute *iwl3945_sysfs_entries[] = {
7898 &dev_attr_antenna.attr,
7899 &dev_attr_channels.attr,
7900 &dev_attr_dump_errors.attr,
7901 &dev_attr_dump_events.attr,
7902 &dev_attr_flags.attr,
7903 &dev_attr_filter_flags.attr,
7904 #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
7905 &dev_attr_measurement.attr,
7906 #endif
7907 &dev_attr_power_level.attr,
7908 &dev_attr_retry_rate.attr,
7909 &dev_attr_rf_kill.attr,
7910 &dev_attr_rs_window.attr,
7911 &dev_attr_statistics.attr,
7912 &dev_attr_status.attr,
7913 &dev_attr_temperature.attr,
7914 &dev_attr_tx_power.attr,
7915
7916 NULL
7917 };
7918
7919 static struct attribute_group iwl3945_attribute_group = {
7920 .name = NULL, /* put in device directory */
7921 .attrs = iwl3945_sysfs_entries,
7922 };
7923
7924 static struct ieee80211_ops iwl3945_hw_ops = {
7925 .tx = iwl3945_mac_tx,
7926 .start = iwl3945_mac_start,
7927 .stop = iwl3945_mac_stop,
7928 .add_interface = iwl3945_mac_add_interface,
7929 .remove_interface = iwl3945_mac_remove_interface,
7930 .config = iwl3945_mac_config,
7931 .config_interface = iwl3945_mac_config_interface,
7932 .configure_filter = iwl3945_configure_filter,
7933 .set_key = iwl3945_mac_set_key,
7934 .get_stats = iwl3945_mac_get_stats,
7935 .get_tx_stats = iwl3945_mac_get_tx_stats,
7936 .conf_tx = iwl3945_mac_conf_tx,
7937 .get_tsf = iwl3945_mac_get_tsf,
7938 .reset_tsf = iwl3945_mac_reset_tsf,
7939 .beacon_update = iwl3945_mac_beacon_update,
7940 .hw_scan = iwl3945_mac_hw_scan
7941 };
7942
7943 static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
7944 {
7945 int err = 0;
7946 struct iwl3945_priv *priv;
7947 struct ieee80211_hw *hw;
7948 struct iwl_3945_cfg *cfg = (struct iwl_3945_cfg *)(ent->driver_data);
7949 int i;
7950 unsigned long flags;
7951 DECLARE_MAC_BUF(mac);
7952
7953 /* Disabling hardware scan means that mac80211 will perform scans
7954 * "the hard way", rather than using device's scan. */
7955 if (iwl3945_param_disable_hw_scan) {
7956 IWL_DEBUG_INFO("Disabling hw_scan\n");
7957 iwl3945_hw_ops.hw_scan = NULL;
7958 }
7959
7960 if ((iwl3945_param_queues_num > IWL39_MAX_NUM_QUEUES) ||
7961 (iwl3945_param_queues_num < IWL_MIN_NUM_QUEUES)) {
7962 IWL_ERROR("invalid queues_num, should be between %d and %d\n",
7963 IWL_MIN_NUM_QUEUES, IWL39_MAX_NUM_QUEUES);
7964 err = -EINVAL;
7965 goto out;
7966 }
7967
7968 /* mac80211 allocates memory for this device instance, including
7969 * space for this driver's private structure */
7970 hw = ieee80211_alloc_hw(sizeof(struct iwl3945_priv), &iwl3945_hw_ops);
7971 if (hw == NULL) {
7972 IWL_ERROR("Can not allocate network device\n");
7973 err = -ENOMEM;
7974 goto out;
7975 }
7976 SET_IEEE80211_DEV(hw, &pdev->dev);
7977
7978 hw->rate_control_algorithm = "iwl-3945-rs";
7979
7980 IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
7981 priv = hw->priv;
7982 priv->hw = hw;
7983
7984 priv->pci_dev = pdev;
7985 priv->cfg = cfg;
7986
7987 /* Select antenna (may be helpful if only one antenna is connected) */
7988 priv->antenna = (enum iwl3945_antenna)iwl3945_param_antenna;
7989 #ifdef CONFIG_IWL3945_DEBUG
7990 iwl3945_debug_level = iwl3945_param_debug;
7991 atomic_set(&priv->restrict_refcnt, 0);
7992 #endif
7993 priv->retry_rate = 1;
7994
7995 priv->ibss_beacon = NULL;
7996
7997 /* Tell mac80211 and its clients (e.g. Wireless Extensions)
7998 * the range of signal quality values that we'll provide.
7999 * Negative values for level/noise indicate that we'll provide dBm.
8000 * For WE, at least, non-0 values here *enable* display of values
8001 * in app (iwconfig). */
8002 hw->max_rssi = -20; /* signal level, negative indicates dBm */
8003 hw->max_noise = -20; /* noise level, negative indicates dBm */
8004 hw->max_signal = 100; /* link quality indication (%) */
8005
8006 /* Tell mac80211 our Tx characteristics */
8007 hw->flags = IEEE80211_HW_HOST_GEN_BEACON_TEMPLATE;
8008
8009 /* 4 EDCA QOS priorities */
8010 hw->queues = 4;
8011
8012 spin_lock_init(&priv->lock);
8013 spin_lock_init(&priv->power_data.lock);
8014 spin_lock_init(&priv->sta_lock);
8015 spin_lock_init(&priv->hcmd_lock);
8016
8017 for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++)
8018 INIT_LIST_HEAD(&priv->ibss_mac_hash[i]);
8019
8020 INIT_LIST_HEAD(&priv->free_frames);
8021
8022 mutex_init(&priv->mutex);
8023 if (pci_enable_device(pdev)) {
8024 err = -ENODEV;
8025 goto out_ieee80211_free_hw;
8026 }
8027
8028 pci_set_master(pdev);
8029
8030 /* Clear the driver's (not device's) station table */
8031 iwl3945_clear_stations_table(priv);
8032
8033 priv->data_retry_limit = -1;
8034 priv->ieee_channels = NULL;
8035 priv->ieee_rates = NULL;
8036 priv->band = IEEE80211_BAND_2GHZ;
8037
8038 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
8039 if (!err)
8040 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
8041 if (err) {
8042 printk(KERN_WARNING DRV_NAME ": No suitable DMA available.\n");
8043 goto out_pci_disable_device;
8044 }
8045
8046 pci_set_drvdata(pdev, priv);
8047 err = pci_request_regions(pdev, DRV_NAME);
8048 if (err)
8049 goto out_pci_disable_device;
8050
8051 /* We disable the RETRY_TIMEOUT register (0x41) to keep
8052 * PCI Tx retries from interfering with C3 CPU state */
8053 pci_write_config_byte(pdev, 0x41, 0x00);
8054
8055 priv->hw_base = pci_iomap(pdev, 0, 0);
8056 if (!priv->hw_base) {
8057 err = -ENODEV;
8058 goto out_pci_release_regions;
8059 }
8060
8061 IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
8062 (unsigned long long) pci_resource_len(pdev, 0));
8063 IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
8064
8065 /* Initialize module parameter values here */
8066
8067 /* Disable radio (SW RF KILL) via parameter when loading driver */
8068 if (iwl3945_param_disable) {
8069 set_bit(STATUS_RF_KILL_SW, &priv->status);
8070 IWL_DEBUG_INFO("Radio disabled.\n");
8071 }
8072
8073 priv->iw_mode = IEEE80211_IF_TYPE_STA;
8074
8075 printk(KERN_INFO DRV_NAME
8076 ": Detected Intel Wireless WiFi Link %s\n", priv->cfg->name);
8077
8078 /* Device-specific setup */
8079 if (iwl3945_hw_set_hw_setting(priv)) {
8080 IWL_ERROR("failed to set hw settings\n");
8081 goto out_iounmap;
8082 }
8083
8084 if (iwl3945_param_qos_enable)
8085 priv->qos_data.qos_enable = 1;
8086
8087 iwl3945_reset_qos(priv);
8088
8089 priv->qos_data.qos_active = 0;
8090 priv->qos_data.qos_cap.val = 0;
8091
8092 iwl3945_set_rxon_channel(priv, IEEE80211_BAND_2GHZ, 6);
8093 iwl3945_setup_deferred_work(priv);
8094 iwl3945_setup_rx_handlers(priv);
8095
8096 priv->rates_mask = IWL_RATES_MASK;
8097 /* If power management is turned on, default to AC mode */
8098 priv->power_mode = IWL_POWER_AC;
8099 priv->user_txpower_limit = IWL_DEFAULT_TX_POWER;
8100
8101 spin_lock_irqsave(&priv->lock, flags);
8102 iwl3945_disable_interrupts(priv);
8103 spin_unlock_irqrestore(&priv->lock, flags);
8104
8105 err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
8106 if (err) {
8107 IWL_ERROR("failed to create sysfs device attributes\n");
8108 goto out_release_irq;
8109 }
8110
8111 /* nic init */
8112 iwl3945_set_bit(priv, CSR_GIO_CHICKEN_BITS,
8113 CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
8114
8115 iwl3945_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
8116 err = iwl3945_poll_bit(priv, CSR_GP_CNTRL,
8117 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
8118 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
8119 if (err < 0) {
8120 IWL_DEBUG_INFO("Failed to init the card\n");
8121 goto out_remove_sysfs;
8122 }
8123 /* Read the EEPROM */
8124 err = iwl3945_eeprom_init(priv);
8125 if (err) {
8126 IWL_ERROR("Unable to init EEPROM\n");
8127 goto out_remove_sysfs;
8128 }
8129 /* MAC Address location in EEPROM same for 3945/4965 */
8130 get_eeprom_mac(priv, priv->mac_addr);
8131 IWL_DEBUG_INFO("MAC address: %s\n", print_mac(mac, priv->mac_addr));
8132 SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
8133
8134 err = iwl3945_init_channel_map(priv);
8135 if (err) {
8136 IWL_ERROR("initializing regulatory failed: %d\n", err);
8137 goto out_remove_sysfs;
8138 }
8139
8140 err = iwl3945_init_geos(priv);
8141 if (err) {
8142 IWL_ERROR("initializing geos failed: %d\n", err);
8143 goto out_free_channel_map;
8144 }
8145
8146 err = ieee80211_register_hw(priv->hw);
8147 if (err) {
8148 IWL_ERROR("Failed to register network device (error %d)\n", err);
8149 goto out_free_geos;
8150 }
8151
8152 priv->hw->conf.beacon_int = 100;
8153 priv->mac80211_registered = 1;
8154 pci_save_state(pdev);
8155 pci_disable_device(pdev);
8156
8157 return 0;
8158
8159 out_free_geos:
8160 iwl3945_free_geos(priv);
8161 out_free_channel_map:
8162 iwl3945_free_channel_map(priv);
8163 out_remove_sysfs:
8164 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
8165
8166 out_release_irq:
8167 destroy_workqueue(priv->workqueue);
8168 priv->workqueue = NULL;
8169 iwl3945_unset_hw_setting(priv);
8170
8171 out_iounmap:
8172 pci_iounmap(pdev, priv->hw_base);
8173 out_pci_release_regions:
8174 pci_release_regions(pdev);
8175 out_pci_disable_device:
8176 pci_disable_device(pdev);
8177 pci_set_drvdata(pdev, NULL);
8178 out_ieee80211_free_hw:
8179 ieee80211_free_hw(priv->hw);
8180 out:
8181 return err;
8182 }
8183
8184 static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
8185 {
8186 struct iwl3945_priv *priv = pci_get_drvdata(pdev);
8187 struct list_head *p, *q;
8188 int i;
8189 unsigned long flags;
8190
8191 if (!priv)
8192 return;
8193
8194 IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
8195
8196 set_bit(STATUS_EXIT_PENDING, &priv->status);
8197
8198 iwl3945_down(priv);
8199
8200 /* make sure we flush any pending irq or
8201 * tasklet for the driver
8202 */
8203 spin_lock_irqsave(&priv->lock, flags);
8204 iwl3945_disable_interrupts(priv);
8205 spin_unlock_irqrestore(&priv->lock, flags);
8206
8207 iwl_synchronize_irq(priv);
8208
8209 /* Free MAC hash list for ADHOC */
8210 for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) {
8211 list_for_each_safe(p, q, &priv->ibss_mac_hash[i]) {
8212 list_del(p);
8213 kfree(list_entry(p, struct iwl3945_ibss_seq, list));
8214 }
8215 }
8216
8217 sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
8218
8219 iwl3945_dealloc_ucode_pci(priv);
8220
8221 if (priv->rxq.bd)
8222 iwl3945_rx_queue_free(priv, &priv->rxq);
8223 iwl3945_hw_txq_ctx_free(priv);
8224
8225 iwl3945_unset_hw_setting(priv);
8226 iwl3945_clear_stations_table(priv);
8227
8228 if (priv->mac80211_registered) {
8229 ieee80211_unregister_hw(priv->hw);
8230 }
8231
8232 /*netif_stop_queue(dev); */
8233 flush_workqueue(priv->workqueue);
8234
8235 /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
8236 * priv->workqueue... so we can't take down the workqueue
8237 * until now... */
8238 destroy_workqueue(priv->workqueue);
8239 priv->workqueue = NULL;
8240
8241 pci_iounmap(pdev, priv->hw_base);
8242 pci_release_regions(pdev);
8243 pci_disable_device(pdev);
8244 pci_set_drvdata(pdev, NULL);
8245
8246 iwl3945_free_channel_map(priv);
8247 iwl3945_free_geos(priv);
8248
8249 if (priv->ibss_beacon)
8250 dev_kfree_skb(priv->ibss_beacon);
8251
8252 ieee80211_free_hw(priv->hw);
8253 }
8254
8255 #ifdef CONFIG_PM
8256
8257 static int iwl3945_pci_suspend(struct pci_dev *pdev, pm_message_t state)
8258 {
8259 struct iwl3945_priv *priv = pci_get_drvdata(pdev);
8260
8261 if (priv->is_open) {
8262 set_bit(STATUS_IN_SUSPEND, &priv->status);
8263 iwl3945_mac_stop(priv->hw);
8264 priv->is_open = 1;
8265 }
8266
8267 pci_set_power_state(pdev, PCI_D3hot);
8268
8269 return 0;
8270 }
8271
8272 static int iwl3945_pci_resume(struct pci_dev *pdev)
8273 {
8274 struct iwl3945_priv *priv = pci_get_drvdata(pdev);
8275
8276 pci_set_power_state(pdev, PCI_D0);
8277
8278 if (priv->is_open)
8279 iwl3945_mac_start(priv->hw);
8280
8281 clear_bit(STATUS_IN_SUSPEND, &priv->status);
8282 return 0;
8283 }
8284
8285 #endif /* CONFIG_PM */
8286
8287 /*****************************************************************************
8288 *
8289 * driver and module entry point
8290 *
8291 *****************************************************************************/
8292
8293 static struct pci_driver iwl3945_driver = {
8294 .name = DRV_NAME,
8295 .id_table = iwl3945_hw_card_ids,
8296 .probe = iwl3945_pci_probe,
8297 .remove = __devexit_p(iwl3945_pci_remove),
8298 #ifdef CONFIG_PM
8299 .suspend = iwl3945_pci_suspend,
8300 .resume = iwl3945_pci_resume,
8301 #endif
8302 };
8303
8304 static int __init iwl3945_init(void)
8305 {
8306
8307 int ret;
8308 printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
8309 printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
8310
8311 ret = iwl3945_rate_control_register();
8312 if (ret) {
8313 IWL_ERROR("Unable to register rate control algorithm: %d\n", ret);
8314 return ret;
8315 }
8316
8317 ret = pci_register_driver(&iwl3945_driver);
8318 if (ret) {
8319 IWL_ERROR("Unable to initialize PCI module\n");
8320 goto error_register;
8321 }
8322 #ifdef CONFIG_IWL3945_DEBUG
8323 ret = driver_create_file(&iwl3945_driver.driver, &driver_attr_debug_level);
8324 if (ret) {
8325 IWL_ERROR("Unable to create driver sysfs file\n");
8326 goto error_debug;
8327 }
8328 #endif
8329
8330 return ret;
8331
8332 #ifdef CONFIG_IWL3945_DEBUG
8333 error_debug:
8334 pci_unregister_driver(&iwl3945_driver);
8335 #endif
8336 error_register:
8337 iwl3945_rate_control_unregister();
8338 return ret;
8339 }
8340
8341 static void __exit iwl3945_exit(void)
8342 {
8343 #ifdef CONFIG_IWL3945_DEBUG
8344 driver_remove_file(&iwl3945_driver.driver, &driver_attr_debug_level);
8345 #endif
8346 pci_unregister_driver(&iwl3945_driver);
8347 iwl3945_rate_control_unregister();
8348 }
8349
8350 module_param_named(antenna, iwl3945_param_antenna, int, 0444);
8351 MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
8352 module_param_named(disable, iwl3945_param_disable, int, 0444);
8353 MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])");
8354 module_param_named(hwcrypto, iwl3945_param_hwcrypto, int, 0444);
8355 MODULE_PARM_DESC(hwcrypto,
8356 "using hardware crypto engine (default 0 [software])\n");
8357 module_param_named(debug, iwl3945_param_debug, int, 0444);
8358 MODULE_PARM_DESC(debug, "debug output mask");
8359 module_param_named(disable_hw_scan, iwl3945_param_disable_hw_scan, int, 0444);
8360 MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
8361
8362 module_param_named(queues_num, iwl3945_param_queues_num, int, 0444);
8363 MODULE_PARM_DESC(queues_num, "number of hw queues.");
8364
8365 /* QoS */
8366 module_param_named(qos_enable, iwl3945_param_qos_enable, int, 0444);
8367 MODULE_PARM_DESC(qos_enable, "enable all QoS functionality");
8368
8369 module_exit(iwl3945_exit);
8370 module_init(iwl3945_init);
Linux kernel - Deliverables
This page took 0.198562 seconds and 6 git commands to generate.