projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
rtl8xxxu: TX RTS rate is word 4 for 8723a
[deliverable/linux.git] / drivers / net / wireless / realtek / rtl8xxxu / rtl8xxxu.h
1 /*
2 * Copyright (c) 2014 - 2015 Jes Sorensen <Jes.Sorensen@redhat.com>
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms of version 2 of the GNU General Public License as
6 * published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful, but WITHOUT
9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11 * more details.
12 *
13 * Register definitions taken from original Realtek rtl8723au driver
14 */
15
16 #include <asm/byteorder.h>
17
18 #define RTL8XXXU_DEBUG_REG_WRITE 0x01
19 #define RTL8XXXU_DEBUG_REG_READ 0x02
20 #define RTL8XXXU_DEBUG_RFREG_WRITE 0x04
21 #define RTL8XXXU_DEBUG_RFREG_READ 0x08
22 #define RTL8XXXU_DEBUG_CHANNEL 0x10
23 #define RTL8XXXU_DEBUG_TX 0x20
24 #define RTL8XXXU_DEBUG_TX_DUMP 0x40
25 #define RTL8XXXU_DEBUG_RX 0x80
26 #define RTL8XXXU_DEBUG_RX_DUMP 0x100
27 #define RTL8XXXU_DEBUG_USB 0x200
28 #define RTL8XXXU_DEBUG_KEY 0x400
29 #define RTL8XXXU_DEBUG_H2C 0x800
30 #define RTL8XXXU_DEBUG_ACTION 0x1000
31 #define RTL8XXXU_DEBUG_EFUSE 0x2000
32
33 #define RTW_USB_CONTROL_MSG_TIMEOUT 500
34 #define RTL8XXXU_MAX_REG_POLL 500
35 #define USB_INTR_CONTENT_LENGTH 56
36
37 #define RTL8XXXU_OUT_ENDPOINTS 4
38
39 #define REALTEK_USB_READ 0xc0
40 #define REALTEK_USB_WRITE 0x40
41 #define REALTEK_USB_CMD_REQ 0x05
42 #define REALTEK_USB_CMD_IDX 0x00
43
44 #define TX_TOTAL_PAGE_NUM 0xf8
45 /* (HPQ + LPQ + NPQ + PUBQ) = TX_TOTAL_PAGE_NUM */
46 #define TX_PAGE_NUM_PUBQ 0xe7
47 #define TX_PAGE_NUM_HI_PQ 0x0c
48 #define TX_PAGE_NUM_LO_PQ 0x02
49 #define TX_PAGE_NUM_NORM_PQ 0x02
50
51 #define RTL_FW_PAGE_SIZE 4096
52 #define RTL8XXXU_FIRMWARE_POLL_MAX 1000
53
54 #define RTL8723A_CHANNEL_GROUPS 3
55 #define RTL8723A_MAX_RF_PATHS 2
56 #define RTL8723B_CHANNEL_GROUPS 6
57 #define RTL8723B_TX_COUNT 4
58 #define RTL8723B_MAX_RF_PATHS 4
59 #define RTL8XXXU_MAX_CHANNEL_GROUPS 6
60 #define RF6052_MAX_TX_PWR 0x3f
61
62 #define EFUSE_MAP_LEN 512
63 #define EFUSE_MAX_SECTION_8723A 64
64 #define EFUSE_REAL_CONTENT_LEN_8723A 512
65 #define EFUSE_BT_MAP_LEN_8723A 1024
66 #define EFUSE_MAX_WORD_UNIT 4
67
68 enum rtl8xxxu_rx_type {
69 RX_TYPE_DATA_PKT = 0,
70 RX_TYPE_C2H = 1,
71 RX_TYPE_ERROR = -1
72 };
73
74 struct rtl8xxxu_rx_desc {
75 #ifdef __LITTLE_ENDIAN
76 u32 pktlen:14;
77 u32 crc32:1;
78 u32 icverr:1;
79 u32 drvinfo_sz:4;
80 u32 security:3;
81 u32 qos:1;
82 u32 shift:2;
83 u32 phy_stats:1;
84 u32 swdec:1;
85 u32 ls:1;
86 u32 fs:1;
87 u32 eor:1;
88 u32 own:1;
89
90 u32 macid:5;
91 u32 tid:4;
92 u32 hwrsvd:4;
93 u32 amsdu:1;
94 u32 paggr:1;
95 u32 faggr:1;
96 u32 a1fit:4;
97 u32 a2fit:4;
98 u32 pam:1;
99 u32 pwr:1;
100 u32 md:1;
101 u32 mf:1;
102 u32 type:2;
103 u32 mc:1;
104 u32 bc:1;
105
106 u32 seq:12;
107 u32 frag:4;
108 u32 nextpktlen:14;
109 u32 nextind:1;
110 u32 reserved0:1;
111
112 u32 rxmcs:6;
113 u32 rxht:1;
114 u32 gf:1;
115 u32 splcp:1;
116 u32 bw:1;
117 u32 htc:1;
118 u32 eosp:1;
119 u32 bssidfit:2;
120 u32 reserved1:16;
121 u32 unicastwake:1;
122 u32 magicwake:1;
123
124 u32 pattern0match:1;
125 u32 pattern1match:1;
126 u32 pattern2match:1;
127 u32 pattern3match:1;
128 u32 pattern4match:1;
129 u32 pattern5match:1;
130 u32 pattern6match:1;
131 u32 pattern7match:1;
132 u32 pattern8match:1;
133 u32 pattern9match:1;
134 u32 patternamatch:1;
135 u32 patternbmatch:1;
136 u32 patterncmatch:1;
137 u32 reserved2:19;
138 #else
139 u32 own:1;
140 u32 eor:1;
141 u32 fs:1;
142 u32 ls:1;
143 u32 swdec:1;
144 u32 phy_stats:1;
145 u32 shift:2;
146 u32 qos:1;
147 u32 security:3;
148 u32 drvinfo_sz:4;
149 u32 icverr:1;
150 u32 crc32:1;
151 u32 pktlen:14;
152
153 u32 bc:1;
154 u32 mc:1;
155 u32 type:2;
156 u32 mf:1;
157 u32 md:1;
158 u32 pwr:1;
159 u32 pam:1;
160 u32 a2fit:4;
161 u32 a1fit:4;
162 u32 faggr:1;
163 u32 paggr:1;
164 u32 amsdu:1;
165 u32 hwrsvd:4;
166 u32 tid:4;
167 u32 macid:5;
168
169 u32 reserved0:1;
170 u32 nextind:1;
171 u32 nextpktlen:14;
172 u32 frag:4;
173 u32 seq:12;
174
175 u32 magicwake:1;
176 u32 unicastwake:1;
177 u32 reserved1:16;
178 u32 bssidfit:2;
179 u32 eosp:1;
180 u32 htc:1;
181 u32 bw:1;
182 u32 splcp:1;
183 u32 gf:1;
184 u32 rxht:1;
185 u32 rxmcs:6;
186
187 u32 reserved2:19;
188 u32 patterncmatch:1;
189 u32 patternbmatch:1;
190 u32 patternamatch:1;
191 u32 pattern9match:1;
192 u32 pattern8match:1;
193 u32 pattern7match:1;
194 u32 pattern6match:1;
195 u32 pattern5match:1;
196 u32 pattern4match:1;
197 u32 pattern3match:1;
198 u32 pattern2match:1;
199 u32 pattern1match:1;
200 u32 pattern0match:1;
201 #endif
202 __le32 tsfl;
203 #if 0
204 u32 bassn:12;
205 u32 bavld:1;
206 u32 reserved3:19;
207 #endif
208 };
209
210 struct rtl8723bu_rx_desc {
211 #ifdef __LITTLE_ENDIAN
212 u32 pktlen:14;
213 u32 crc32:1;
214 u32 icverr:1;
215 u32 drvinfo_sz:4;
216 u32 security:3;
217 u32 qos:1;
218 u32 shift:2;
219 u32 phy_stats:1;
220 u32 swdec:1;
221 u32 ls:1;
222 u32 fs:1;
223 u32 eor:1;
224 u32 own:1;
225
226 u32 macid:7;
227 u32 dummy1_0:1;
228 u32 tid:4;
229 u32 dummy1_1:1;
230 u32 amsdu:1;
231 u32 rxid_match:1;
232 u32 paggr:1;
233 u32 a1fit:4; /* 16 */
234 u32 chkerr:1;
235 u32 ipver:1;
236 u32 tcpudp:1;
237 u32 chkvld:1;
238 u32 pam:1;
239 u32 pwr:1;
240 u32 more_data:1;
241 u32 more_frag:1;
242 u32 type:2;
243 u32 mc:1;
244 u32 bc:1;
245
246 u32 seq:12;
247 u32 frag:4;
248 u32 rx_is_qos:1; /* 16 */
249 u32 dummy2_0:1;
250 u32 wlanhd_iv_len:6;
251 u32 dummy2_1:4;
252 u32 rpt_sel:1;
253 u32 dummy2_2:3;
254
255 u32 rxmcs:7;
256 u32 dummy3_0:3;
257 u32 htc:1;
258 u32 eosp:1;
259 u32 bssidfit:2;
260 u32 dummy3_1:2;
261 u32 usb_agg_pktnum:8; /* 16 */
262 u32 dummy3_2:5;
263 u32 pattern_match:1;
264 u32 unicast_match:1;
265 u32 magic_match:1;
266
267 u32 splcp:1;
268 u32 ldcp:1;
269 u32 stbc:1;
270 u32 dummy4_0:1;
271 u32 bw:2;
272 u32 dummy4_1:26;
273 #else
274 u32 own:1;
275 u32 eor:1;
276 u32 fs:1;
277 u32 ls:1;
278 u32 swdec:1;
279 u32 phy_stats:1;
280 u32 shift:2;
281 u32 qos:1;
282 u32 security:3;
283 u32 drvinfo_sz:4;
284 u32 icverr:1;
285 u32 crc32:1;
286 u32 pktlen:14;
287
288 u32 bc:1;
289 u32 mc:1;
290 u32 type:2;
291 u32 mf:1;
292 u32 md:1;
293 u32 pwr:1;
294 u32 pam:1;
295 u32 a2fit:4;
296 u32 a1fit:4;
297 u32 faggr:1;
298 u32 paggr:1;
299 u32 amsdu:1;
300 u32 hwrsvd:4;
301 u32 tid:4;
302 u32 macid:5;
303
304 u32 dummy2_2:3;
305 u32 rpt_sel:1;
306 u32 dummy2_1:4;
307 u32 wlanhd_iv_len:6;
308 u32 dummy2_0:1;
309 u32 rx_is_qos:1;
310 u32 frag:4; /* 16 */
311 u32 seq:12;
312
313 u32 magic_match:1;
314 u32 unicast_match:1;
315 u32 pattern_match:1;
316 u32 dummy3_2:5;
317 u32 usb_agg_pktnum:8;
318 u32 dummy3_1:2; /* 16 */
319 u32 bssidfit:2;
320 u32 eosp:1;
321 u32 htc:1;
322 u32 dummy3_0:3;
323 u32 rxmcs:7;
324
325 u32 dumm4_1:26;
326 u32 bw:2;
327 u32 dummy4_0:1;
328 u32 stbc:1;
329 u32 ldcp:1;
330 u32 splcp:1;
331 #endif
332 __le32 tsfl;
333 };
334
335 struct rtl8723au_tx_desc {
336 __le16 pkt_size;
337 u8 pkt_offset;
338 u8 txdw0;
339 __le32 txdw1;
340 __le32 txdw2;
341 __le32 txdw3;
342 __le32 txdw4;
343 __le32 txdw5;
344 __le32 txdw6;
345 __le16 csum;
346 __le16 txdw7;
347 };
348
349 struct rtl8723bu_tx_desc {
350 __le16 pkt_size;
351 u8 pkt_offset;
352 u8 txdw0;
353 __le32 txdw1;
354 __le32 txdw2;
355 __le32 txdw3;
356 __le32 txdw4;
357 __le32 txdw5;
358 __le32 txdw6;
359 __le16 csum;
360 __le16 txdw7;
361 __le32 txdw8;
362 __le32 txdw9;
363 };
364
365 /* CCK Rates, TxHT = 0 */
366 #define DESC_RATE_1M 0x00
367 #define DESC_RATE_2M 0x01
368 #define DESC_RATE_5_5M 0x02
369 #define DESC_RATE_11M 0x03
370
371 /* OFDM Rates, TxHT = 0 */
372 #define DESC_RATE_6M 0x04
373 #define DESC_RATE_9M 0x05
374 #define DESC_RATE_12M 0x06
375 #define DESC_RATE_18M 0x07
376 #define DESC_RATE_24M 0x08
377 #define DESC_RATE_36M 0x09
378 #define DESC_RATE_48M 0x0a
379 #define DESC_RATE_54M 0x0b
380
381 /* MCS Rates, TxHT = 1 */
382 #define DESC_RATE_MCS0 0x0c
383 #define DESC_RATE_MCS1 0x0d
384 #define DESC_RATE_MCS2 0x0e
385 #define DESC_RATE_MCS3 0x0f
386 #define DESC_RATE_MCS4 0x10
387 #define DESC_RATE_MCS5 0x11
388 #define DESC_RATE_MCS6 0x12
389 #define DESC_RATE_MCS7 0x13
390 #define DESC_RATE_MCS8 0x14
391 #define DESC_RATE_MCS9 0x15
392 #define DESC_RATE_MCS10 0x16
393 #define DESC_RATE_MCS11 0x17
394 #define DESC_RATE_MCS12 0x18
395 #define DESC_RATE_MCS13 0x19
396 #define DESC_RATE_MCS14 0x1a
397 #define DESC_RATE_MCS15 0x1b
398 #define DESC_RATE_MCS15_SG 0x1c
399 #define DESC_RATE_MCS32 0x20
400
401 #define TXDESC_OFFSET_SZ 0
402 #define TXDESC_OFFSET_SHT 16
403 #if 0
404 #define TXDESC_BMC BIT(24)
405 #define TXDESC_LSG BIT(26)
406 #define TXDESC_FSG BIT(27)
407 #define TXDESC_OWN BIT(31)
408 #else
409 #define TXDESC_BROADMULTICAST BIT(0)
410 #define TXDESC_HTC BIT(1)
411 #define TXDESC_LAST_SEGMENT BIT(2)
412 #define TXDESC_FIRST_SEGMENT BIT(3)
413 #define TXDESC_LINIP BIT(4)
414 #define TXDESC_NO_ACM BIT(5)
415 #define TXDESC_GF BIT(6)
416 #define TXDESC_OWN BIT(7)
417 #endif
418
419 /* Word 1 */
420 /*
421 * Bits 0-7 differ dependent on chip generation. For 8723au bits 5/6 are
422 * aggregation enable and break respectively. For 8723bu, bits 0-7 are macid.
423 */
424 #define TXDESC_PKT_OFFSET_SZ 0
425 #define TXDESC_AGG_ENABLE_8723A BIT(5)
426 #define TXDESC_AGG_BREAK_8723A BIT(6)
427 #define TXDESC_MACID_SHIFT_8723B 0
428 #define TXDESC_MACID_MASK_8723B 0x00f0
429 #define TXDESC_QUEUE_SHIFT 8
430 #define TXDESC_QUEUE_MASK 0x1f00
431 #define TXDESC_QUEUE_BK 0x2
432 #define TXDESC_QUEUE_BE 0x0
433 #define TXDESC_QUEUE_VI 0x5
434 #define TXDESC_QUEUE_VO 0x7
435 #define TXDESC_QUEUE_BEACON 0x10
436 #define TXDESC_QUEUE_HIGH 0x11
437 #define TXDESC_QUEUE_MGNT 0x12
438 #define TXDESC_QUEUE_CMD 0x13
439 #define TXDESC_QUEUE_MAX (TXDESC_QUEUE_CMD + 1)
440 #define TXDESC_RDG_NAV_EXT_8723B BIT(13)
441 #define TXDESC_LSIG_TXOP_ENABLE_8723B BIT(14)
442 #define TXDESC_PIFS_8723B BIT(15)
443
444 #define DESC_RATE_ID_SHIFT 16
445 #define DESC_RATE_ID_MASK 0xf
446 #define TXDESC_NAVUSEHDR BIT(20)
447 #define TXDESC_SEC_RC4 0x00400000
448 #define TXDESC_SEC_AES 0x00c00000
449 #define TXDESC_PKT_OFFSET_SHIFT 26
450 #define TXDESC_AGG_EN BIT(29)
451 #define TXDESC_HWPC BIT(31)
452
453 /* Word 2 */
454 #define TXDESC_PAID_SHIFT_8723B 0
455 #define TXDESC_PAID_MASK_8723B 0x1ff
456 #define TXDESC_CCA_RTS_SHIFT_8723B 10
457 #define TXDESC_CCA_RTS_MASK_8723B 0xc00
458 #define TXDESC_AGG_ENABLE_8723B BIT(12)
459 #define TXDESC_RDG_ENABLE_8723B BIT(13)
460 #define TXDESC_AGG_BREAK_8723B BIT(16)
461 #define TXDESC_MORE_FRAG_8723B BIT(17)
462 #define TXDESC_RAW_8723B BIT(18)
463 #define TXDESC_ACK_REPORT_8723A BIT(19)
464 #define TXDESC_SPE_RPT_8723B BIT(19)
465 #define TXDESC_AMPDU_DENSITY_SHIFT 20
466 #define TXDESC_BT_INT_8723B BIT(23)
467 #define TXDESC_GID_8723B BIT(24)
468
469 /* Word 3 */
470 #define TXDESC_USE_DRIVER_RATE_8723B BIT(8)
471 #define TXDESC_CTS_SELF_ENABLE_8723B BIT(11)
472 #define TXDESC_RTS_CTS_ENABLE_8723B BIT(12)
473 #define TXDESC_HW_RTS_ENABLE_8723B BIT(13)
474 #define TXDESC_SEQ_SHIFT_8723A 16
475 #define TXDESC_SEQ_MASK_8723A 0x0fff0000
476
477 /* Word 4 */
478 #define TXDESC_RTS_RATE_SHIFT_8723A 0
479 #define TXDESC_RTS_RATE_MASK_8723A 0x3f
480 #define TXDESC_QOS BIT(6)
481 #define TXDESC_HW_SEQ_ENABLE_8723A BIT(7)
482 #define TXDESC_USE_DRIVER_RATE_8723A BIT(8)
483 #define TXDESC_DISABLE_DATA_FB BIT(10)
484 #define TXDESC_CTS_SELF_ENABLE_8723A BIT(11)
485 #define TXDESC_RTS_CTS_ENABLE_8723A BIT(12)
486 #define TXDESC_HW_RTS_ENABLE_8723A BIT(13)
487 #define TXDESC_PRIME_CH_OFF_LOWER BIT(20)
488 #define TXDESC_PRIME_CH_OFF_UPPER BIT(21)
489 #define TXDESC_SHORT_PREAMBLE BIT(24)
490 #define TXDESC_DATA_BW BIT(25)
491 #define TXDESC_RTS_DATA_BW BIT(27)
492 #define TXDESC_RTS_PRIME_CH_OFF_LOWER BIT(28)
493 #define TXDESC_RTS_PRIME_CH_OFF_UPPER BIT(29)
494 #define TXDESC_RETRY_LIMIT_ENABLE_8723B BIT(17)
495 #define TXDESC_RETRY_LIMIT_SHIFT_8723B 18
496 #define TXDESC_RETRY_LIMIT_MASK_8723B 0x00fc0000
497 #define TXDESC_RTS_RATE_SHIFT_8723B 24
498 #define TXDESC_RTS_RATE_MASK_8723B 0x3f000000
499
500 /* Word 5 */
501 #define TXDESC_SHORT_GI BIT(6)
502 #define TXDESC_CCX_TAG BIT(7)
503 #define TXDESC_RETRY_LIMIT_ENABLE_8723A BIT(17)
504 #define TXDESC_RETRY_LIMIT_SHIFT_8723A 18
505 #define TXDESC_RETRY_LIMIT_MASK_8723A 0x00fc0000
506
507 /* Word 6 */
508 #define TXDESC_MAX_AGG_SHIFT 11
509
510 /* Word 8 */
511 #define TXDESC_HW_SEQ_ENABLE_8723B BIT(15)
512
513 /* Word 9 */
514 #define TXDESC_SEQ_SHIFT_8723B 12
515 #define TXDESC_SEQ_MASK_8723B 0x00fff000
516
517 struct phy_rx_agc_info {
518 #ifdef __LITTLE_ENDIAN
519 u8 gain:7, trsw:1;
520 #else
521 u8 trsw:1, gain:7;
522 #endif
523 };
524
525 struct rtl8723au_phy_stats {
526 struct phy_rx_agc_info path_agc[RTL8723A_MAX_RF_PATHS];
527 u8 ch_corr[RTL8723A_MAX_RF_PATHS];
528 u8 cck_sig_qual_ofdm_pwdb_all;
529 u8 cck_agc_rpt_ofdm_cfosho_a;
530 u8 cck_rpt_b_ofdm_cfosho_b;
531 u8 reserved_1;
532 u8 noise_power_db_msb;
533 u8 path_cfotail[RTL8723A_MAX_RF_PATHS];
534 u8 pcts_mask[RTL8723A_MAX_RF_PATHS];
535 s8 stream_rxevm[RTL8723A_MAX_RF_PATHS];
536 u8 path_rxsnr[RTL8723A_MAX_RF_PATHS];
537 u8 noise_power_db_lsb;
538 u8 reserved_2[3];
539 u8 stream_csi[RTL8723A_MAX_RF_PATHS];
540 u8 stream_target_csi[RTL8723A_MAX_RF_PATHS];
541 s8 sig_evm;
542 u8 reserved_3;
543
544 #ifdef __LITTLE_ENDIAN
545 u8 antsel_rx_keep_2:1; /* ex_intf_flg:1; */
546 u8 sgi_en:1;
547 u8 rxsc:2;
548 u8 idle_long:1;
549 u8 r_ant_train_en:1;
550 u8 antenna_select_b:1;
551 u8 antenna_select:1;
552 #else /* _BIG_ENDIAN_ */
553 u8 antenna_select:1;
554 u8 antenna_select_b:1;
555 u8 r_ant_train_en:1;
556 u8 idle_long:1;
557 u8 rxsc:2;
558 u8 sgi_en:1;
559 u8 antsel_rx_keep_2:1; /* ex_intf_flg:1; */
560 #endif
561 };
562
563 /*
564 * Regs to backup
565 */
566 #define RTL8XXXU_ADDA_REGS 16
567 #define RTL8XXXU_MAC_REGS 4
568 #define RTL8XXXU_BB_REGS 9
569
570 struct rtl8xxxu_firmware_header {
571 __le16 signature; /* 92C0: test chip; 92C,
572 88C0: test chip;
573 88C1: MP A-cut;
574 92C1: MP A-cut */
575 u8 category; /* AP/NIC and USB/PCI */
576 u8 function;
577
578 __le16 major_version; /* FW Version */
579 u8 minor_version; /* FW Subversion, default 0x00 */
580 u8 reserved1;
581
582 u8 month; /* Release time Month field */
583 u8 date; /* Release time Date field */
584 u8 hour; /* Release time Hour field */
585 u8 minute; /* Release time Minute field */
586
587 __le16 ramcodesize; /* Size of RAM code */
588 u16 reserved2;
589
590 __le32 svn_idx; /* SVN entry index */
591 u32 reserved3;
592
593 u32 reserved4;
594 u32 reserved5;
595
596 u8 data[0];
597 };
598
599 /*
600 * The 8723au has 3 channel groups: 1-3, 4-9, and 10-14
601 */
602 struct rtl8723au_idx {
603 #ifdef __LITTLE_ENDIAN
604 int a:4;
605 int b:4;
606 #else
607 int b:4;
608 int a:4;
609 #endif
610 } __attribute__((packed));
611
612 struct rtl8723au_efuse {
613 __le16 rtl_id;
614 u8 res0[0xe];
615 u8 cck_tx_power_index_A[3]; /* 0x10 */
616 u8 cck_tx_power_index_B[3];
617 u8 ht40_1s_tx_power_index_A[3]; /* 0x16 */
618 u8 ht40_1s_tx_power_index_B[3];
619 /*
620 * The following entries are half-bytes split as:
621 * bits 0-3: path A, bits 4-7: path B, all values 4 bits signed
622 */
623 struct rtl8723au_idx ht20_tx_power_index_diff[3];
624 struct rtl8723au_idx ofdm_tx_power_index_diff[3];
625 struct rtl8723au_idx ht40_max_power_offset[3];
626 struct rtl8723au_idx ht20_max_power_offset[3];
627 u8 channel_plan; /* 0x28 */
628 u8 tssi_a;
629 u8 thermal_meter;
630 u8 rf_regulatory;
631 u8 rf_option_2;
632 u8 rf_option_3;
633 u8 rf_option_4;
634 u8 res7;
635 u8 version /* 0x30 */;
636 u8 customer_id_major;
637 u8 customer_id_minor;
638 u8 xtal_k;
639 u8 chipset; /* 0x34 */
640 u8 res8[0x82];
641 u8 vid; /* 0xb7 */
642 u8 res9;
643 u8 pid; /* 0xb9 */
644 u8 res10[0x0c];
645 u8 mac_addr[ETH_ALEN]; /* 0xc6 */
646 u8 res11[2];
647 u8 vendor_name[7];
648 u8 res12[2];
649 u8 device_name[0x29]; /* 0xd7 */
650 };
651
652 struct rtl8192cu_efuse {
653 __le16 rtl_id;
654 __le16 hpon;
655 u8 res0[2];
656 __le16 clk;
657 __le16 testr;
658 __le16 vid;
659 __le16 did;
660 __le16 svid;
661 __le16 smid; /* 0x10 */
662 u8 res1[4];
663 u8 mac_addr[ETH_ALEN]; /* 0x16 */
664 u8 res2[2];
665 u8 vendor_name[7];
666 u8 res3[3];
667 u8 device_name[0x14]; /* 0x28 */
668 u8 res4[0x1e]; /* 0x3c */
669 u8 cck_tx_power_index_A[3]; /* 0x5a */
670 u8 cck_tx_power_index_B[3];
671 u8 ht40_1s_tx_power_index_A[3]; /* 0x60 */
672 u8 ht40_1s_tx_power_index_B[3];
673 /*
674 * The following entries are half-bytes split as:
675 * bits 0-3: path A, bits 4-7: path B, all values 4 bits signed
676 */
677 struct rtl8723au_idx ht40_2s_tx_power_index_diff[3];
678 struct rtl8723au_idx ht20_tx_power_index_diff[3]; /* 0x69 */
679 struct rtl8723au_idx ofdm_tx_power_index_diff[3];
680 struct rtl8723au_idx ht40_max_power_offset[3]; /* 0x6f */
681 struct rtl8723au_idx ht20_max_power_offset[3];
682 u8 channel_plan; /* 0x75 */
683 u8 tssi_a;
684 u8 tssi_b;
685 u8 thermal_meter; /* xtal_k */ /* 0x78 */
686 u8 rf_regulatory;
687 u8 rf_option_2;
688 u8 rf_option_3;
689 u8 rf_option_4;
690 u8 res5[1]; /* 0x7d */
691 u8 version;
692 u8 customer_id;
693 };
694
695 struct rtl8723bu_pwr_idx {
696 #ifdef __LITTLE_ENDIAN
697 int ht20:4;
698 int ht40:4;
699 int ofdm:4;
700 int cck:4;
701 #else
702 int cck:4;
703 int ofdm:4;
704 int ht40:4;
705 int ht20:4;
706 #endif
707 } __attribute__((packed));
708
709 struct rtl8723bu_efuse_tx_power {
710 u8 cck_base[6];
711 u8 ht40_base[5];
712 struct rtl8723au_idx ht20_ofdm_1s_diff;
713 struct rtl8723bu_pwr_idx pwr_diff[3];
714 u8 dummy5g[24]; /* max channel group (14) + power diff offset (10) */
715 };
716
717 struct rtl8723bu_efuse {
718 __le16 rtl_id;
719 u8 res0[0x0e];
720 struct rtl8723bu_efuse_tx_power tx_power_index_A; /* 0x10 */
721 struct rtl8723bu_efuse_tx_power tx_power_index_B; /* 0x3a */
722 struct rtl8723bu_efuse_tx_power tx_power_index_C; /* 0x64 */
723 struct rtl8723bu_efuse_tx_power tx_power_index_D; /* 0x8e */
724 u8 channel_plan; /* 0xb8 */
725 u8 xtal_k;
726 u8 thermal_meter;
727 u8 iqk_lck;
728 u8 pa_type; /* 0xbc */
729 u8 lna_type_2g; /* 0xbd */
730 u8 res2[3];
731 u8 rf_board_option;
732 u8 rf_feature_option;
733 u8 rf_bt_setting;
734 u8 eeprom_version;
735 u8 eeprom_customer_id;
736 u8 res3[2];
737 u8 tx_pwr_calibrate_rate;
738 u8 rf_antenna_option; /* 0xc9 */
739 u8 rfe_option;
740 u8 res4[9];
741 u8 usb_optional_function;
742 u8 res5[0x1e];
743 u8 res6[2];
744 u8 serial[0x0b]; /* 0xf5 */
745 u8 vid; /* 0x100 */
746 u8 res7;
747 u8 pid;
748 u8 res8[4];
749 u8 mac_addr[ETH_ALEN]; /* 0x107 */
750 u8 res9[2];
751 u8 vendor_name[0x07];
752 u8 res10[2];
753 u8 device_name[0x14];
754 u8 res11[0xcf];
755 u8 package_type; /* 0x1fb */
756 u8 res12[0x4];
757 };
758
759 struct rtl8192eu_efuse_tx_power {
760 u8 cck_base[6];
761 u8 ht40_base[5];
762 struct rtl8723au_idx ht20_ofdm_1s_diff;
763 struct rtl8723au_idx ht40_ht20_2s_diff;
764 struct rtl8723au_idx ofdm_cck_2s_diff; /* not used */
765 struct rtl8723au_idx ht40_ht20_3s_diff;
766 struct rtl8723au_idx ofdm_cck_3s_diff; /* not used */
767 struct rtl8723au_idx ht40_ht20_4s_diff;
768 struct rtl8723au_idx ofdm_cck_4s_diff; /* not used */
769 };
770
771 struct rtl8192eu_efuse {
772 __le16 rtl_id;
773 u8 res0[0x0e];
774 struct rtl8192eu_efuse_tx_power tx_power_index_A; /* 0x10 */
775 struct rtl8192eu_efuse_tx_power tx_power_index_B; /* 0x22 */
776 struct rtl8192eu_efuse_tx_power tx_power_index_C; /* 0x34 */
777 struct rtl8192eu_efuse_tx_power tx_power_index_D; /* 0x46 */
778 u8 res1[0x60];
779 u8 channel_plan; /* 0xb8 */
780 u8 xtal_k;
781 u8 thermal_meter;
782 u8 iqk_lck;
783 u8 pa_type; /* 0xbc */
784 u8 lna_type_2g; /* 0xbd */
785 u8 res2[1];
786 u8 lna_type_5g; /* 0xbf */
787 u8 res13[1];
788 u8 rf_board_option;
789 u8 rf_feature_option;
790 u8 rf_bt_setting;
791 u8 eeprom_version;
792 u8 eeprom_customer_id;
793 u8 res3[3];
794 u8 rf_antenna_option; /* 0xc9 */
795 u8 res4[6];
796 u8 vid; /* 0xd0 */
797 u8 res5[1];
798 u8 pid; /* 0xd2 */
799 u8 res6[1];
800 u8 usb_optional_function;
801 u8 res7[2];
802 u8 mac_addr[ETH_ALEN]; /* 0xd7 */
803 u8 res8[2];
804 u8 vendor_name[7];
805 u8 res9[2];
806 u8 device_name[0x0b]; /* 0xe8 */
807 u8 res10[2];
808 u8 serial[0x0b]; /* 0xf5 */
809 u8 res11[0x30];
810 u8 unknown[0x0d]; /* 0x130 */
811 u8 res12[0xc3];
812 };
813
814 struct rtl8xxxu_reg8val {
815 u16 reg;
816 u8 val;
817 };
818
819 struct rtl8xxxu_reg32val {
820 u16 reg;
821 u32 val;
822 };
823
824 struct rtl8xxxu_rfregval {
825 u8 reg;
826 u32 val;
827 };
828
829 enum rtl8xxxu_rfpath {
830 RF_A = 0,
831 RF_B = 1,
832 };
833
834 struct rtl8xxxu_rfregs {
835 u16 hssiparm1;
836 u16 hssiparm2;
837 u16 lssiparm;
838 u16 hspiread;
839 u16 lssiread;
840 u16 rf_sw_ctrl;
841 };
842
843 #define H2C_MAX_MBOX 4
844 #define H2C_EXT BIT(7)
845 #define H2C_JOIN_BSS_DISCONNECT 0
846 #define H2C_JOIN_BSS_CONNECT 1
847
848 /*
849 * H2C (firmware) commands differ between the older generation chips
850 * 8188[cr]u, 819[12]cu, and 8723au, and the more recent chips 8723bu,
851 * 8192[de]u, 8192eu, and 8812.
852 */
853 enum h2c_cmd_8723a {
854 H2C_SET_POWER_MODE = 1,
855 H2C_JOIN_BSS_REPORT = 2,
856 H2C_SET_RSSI = 5,
857 H2C_SET_RATE_MASK = (6 | H2C_EXT),
858 };
859
860 enum h2c_cmd_8723b {
861 /*
862 * Common Class: 000
863 */
864 H2C_8723B_RSVD_PAGE = 0x00,
865 H2C_8723B_MEDIA_STATUS_RPT = 0x01,
866 H2C_8723B_SCAN_ENABLE = 0x02,
867 H2C_8723B_KEEP_ALIVE = 0x03,
868 H2C_8723B_DISCON_DECISION = 0x04,
869 H2C_8723B_PSD_OFFLOAD = 0x05,
870 H2C_8723B_AP_OFFLOAD = 0x08,
871 H2C_8723B_BCN_RSVDPAGE = 0x09,
872 H2C_8723B_PROBERSP_RSVDPAGE = 0x0A,
873 H2C_8723B_FCS_RSVDPAGE = 0x10,
874 H2C_8723B_FCS_INFO = 0x11,
875 H2C_8723B_AP_WOW_GPIO_CTRL = 0x13,
876
877 /*
878 * PoweSave Class: 001
879 */
880 H2C_8723B_SET_PWR_MODE = 0x20,
881 H2C_8723B_PS_TUNING_PARA = 0x21,
882 H2C_8723B_PS_TUNING_PARA2 = 0x22,
883 H2C_8723B_P2P_LPS_PARAM = 0x23,
884 H2C_8723B_P2P_PS_OFFLOAD = 0x24,
885 H2C_8723B_PS_SCAN_ENABLE = 0x25,
886 H2C_8723B_SAP_PS_ = 0x26,
887 H2C_8723B_INACTIVE_PS_ = 0x27,
888 H2C_8723B_FWLPS_IN_IPS_ = 0x28,
889
890 /*
891 * Dynamic Mechanism Class: 010
892 */
893 H2C_8723B_MACID_CFG = 0x40,
894 H2C_8723B_TXBF = 0x41,
895 H2C_8723B_RSSI_SETTING = 0x42,
896 H2C_8723B_AP_REQ_TXRPT = 0x43,
897 H2C_8723B_INIT_RATE_COLLECT = 0x44,
898
899 /*
900 * BT Class: 011
901 */
902 H2C_8723B_B_TYPE_TDMA = 0x60,
903 H2C_8723B_BT_INFO = 0x61,
904 H2C_8723B_FORCE_BT_TXPWR = 0x62,
905 H2C_8723B_BT_IGNORE_WLANACT = 0x63,
906 H2C_8723B_DAC_SWING_VALUE = 0x64,
907 H2C_8723B_ANT_SEL_RSV = 0x65,
908 H2C_8723B_WL_OPMODE = 0x66,
909 H2C_8723B_BT_MP_OPER = 0x67,
910 H2C_8723B_BT_CONTROL = 0x68,
911 H2C_8723B_BT_WIFI_CTRL = 0x69,
912 H2C_8723B_BT_FW_PATCH = 0x6a,
913 H2C_8723B_BT_WLAN_CALIBRATION = 0x6d,
914 H2C_8723B_BT_GRANT = 0x6e,
915
916 /*
917 * WOWLAN Class: 100
918 */
919 H2C_8723B_WOWLAN = 0x80,
920 H2C_8723B_REMOTE_WAKE_CTRL = 0x81,
921 H2C_8723B_AOAC_GLOBAL_INFO = 0x82,
922 H2C_8723B_AOAC_RSVD_PAGE = 0x83,
923 H2C_8723B_AOAC_RSVD_PAGE2 = 0x84,
924 H2C_8723B_D0_SCAN_OFFLOAD_CTRL = 0x85,
925 H2C_8723B_D0_SCAN_OFFLOAD_INFO = 0x86,
926 H2C_8723B_CHNL_SWITCH_OFFLOAD = 0x87,
927
928 H2C_8723B_RESET_TSF = 0xC0,
929 };
930
931
932 struct h2c_cmd {
933 union {
934 struct {
935 u8 cmd;
936 u8 data[7];
937 } __packed cmd;
938 struct {
939 __le32 data;
940 __le16 ext;
941 } __packed raw;
942 struct {
943 __le32 data;
944 __le32 ext;
945 } __packed raw_wide;
946 struct {
947 u8 cmd;
948 u8 data;
949 } __packed joinbss;
950 struct {
951 u8 cmd;
952 __le16 mask_hi;
953 u8 arg;
954 __le16 mask_lo;
955 } __packed ramask;
956 struct {
957 u8 cmd;
958 u8 data1;
959 u8 data2;
960 u8 data3;
961 u8 data4;
962 u8 data5;
963 } __packed b_type_dma;
964 struct {
965 u8 cmd;
966 u8 data;
967 } __packed bt_info;
968 struct {
969 u8 cmd;
970 u8 operreq;
971 u8 opcode;
972 u8 data;
973 u8 addr;
974 } __packed bt_mp_oper;
975 struct {
976 u8 cmd;
977 u8 data;
978 } __packed bt_wlan_calibration;
979 struct {
980 u8 cmd;
981 u8 data;
982 } __packed ignore_wlan;
983 struct {
984 u8 cmd;
985 u8 ant_inverse;
986 u8 int_switch_type;
987 } __packed ant_sel_rsv;
988 struct {
989 u8 cmd;
990 u8 data;
991 } __packed bt_grant;
992 };
993 };
994
995 enum c2h_evt_8723b {
996 C2H_8723B_DEBUG = 0,
997 C2H_8723B_TSF = 1,
998 C2H_8723B_AP_RPT_RSP = 2,
999 C2H_8723B_CCX_TX_RPT = 3,
1000 C2H_8723B_BT_RSSI = 4,
1001 C2H_8723B_BT_OP_MODE = 5,
1002 C2H_8723B_EXT_RA_RPT = 6,
1003 C2H_8723B_BT_INFO = 9,
1004 C2H_8723B_HW_INFO_EXCH = 0x0a,
1005 C2H_8723B_BT_MP_INFO = 0x0b,
1006 C2H_8723B_FW_DEBUG = 0xff,
1007 };
1008
1009 enum bt_info_src_8723b {
1010 BT_INFO_SRC_8723B_WIFI_FW = 0x0,
1011 BT_INFO_SRC_8723B_BT_RSP = 0x1,
1012 BT_INFO_SRC_8723B_BT_ACTIVE_SEND = 0x2,
1013 };
1014
1015 enum bt_mp_oper_opcode_8723b {
1016 BT_MP_OP_GET_BT_VERSION = 0x00,
1017 BT_MP_OP_RESET = 0x01,
1018 BT_MP_OP_TEST_CTRL = 0x02,
1019 BT_MP_OP_SET_BT_MODE = 0x03,
1020 BT_MP_OP_SET_CHNL_TX_GAIN = 0x04,
1021 BT_MP_OP_SET_PKT_TYPE_LEN = 0x05,
1022 BT_MP_OP_SET_PKT_CNT_L_PL_TYPE = 0x06,
1023 BT_MP_OP_SET_PKT_CNT_H_PKT_INTV = 0x07,
1024 BT_MP_OP_SET_PKT_HEADER = 0x08,
1025 BT_MP_OP_SET_WHITENCOEFF = 0x09,
1026 BT_MP_OP_SET_BD_ADDR_L = 0x0a,
1027 BT_MP_OP_SET_BD_ADDR_H = 0x0b,
1028 BT_MP_OP_WRITE_REG_ADDR = 0x0c,
1029 BT_MP_OP_WRITE_REG_VALUE = 0x0d,
1030 BT_MP_OP_GET_BT_STATUS = 0x0e,
1031 BT_MP_OP_GET_BD_ADDR_L = 0x0f,
1032 BT_MP_OP_GET_BD_ADDR_H = 0x10,
1033 BT_MP_OP_READ_REG = 0x11,
1034 BT_MP_OP_SET_TARGET_BD_ADDR_L = 0x12,
1035 BT_MP_OP_SET_TARGET_BD_ADDR_H = 0x13,
1036 BT_MP_OP_SET_TX_POWER_CALIBRATION = 0x14,
1037 BT_MP_OP_GET_RX_PKT_CNT_L = 0x15,
1038 BT_MP_OP_GET_RX_PKT_CNT_H = 0x16,
1039 BT_MP_OP_GET_RX_ERROR_BITS_L = 0x17,
1040 BT_MP_OP_GET_RX_ERROR_BITS_H = 0x18,
1041 BT_MP_OP_GET_RSSI = 0x19,
1042 BT_MP_OP_GET_CFO_HDR_QUALITY_L = 0x1a,
1043 BT_MP_OP_GET_CFO_HDR_QUALITY_H = 0x1b,
1044 BT_MP_OP_GET_TARGET_BD_ADDR_L = 0x1c,
1045 BT_MP_OP_GET_TARGET_BD_ADDR_H = 0x1d,
1046 BT_MP_OP_GET_AFH_MAP_L = 0x1e,
1047 BT_MP_OP_GET_AFH_MAP_M = 0x1f,
1048 BT_MP_OP_GET_AFH_MAP_H = 0x20,
1049 BT_MP_OP_GET_AFH_STATUS = 0x21,
1050 BT_MP_OP_SET_TRACKING_INTERVAL = 0x22,
1051 BT_MP_OP_SET_THERMAL_METER = 0x23,
1052 BT_MP_OP_ENABLE_CFO_TRACKING = 0x24,
1053 };
1054
1055 struct rtl8723bu_c2h {
1056 u8 id;
1057 u8 seq;
1058 union {
1059 struct {
1060 u8 payload[0];
1061 } __packed raw;
1062 struct {
1063 u8 ext_id;
1064 u8 status:4;
1065 u8 retlen:4;
1066 u8 opcode_ver:4;
1067 u8 req_num:4;
1068 u8 payload[2];
1069 } __packed bt_mp_info;
1070 struct {
1071 u8 response_source:4;
1072 u8 dummy0_0:4;
1073
1074 u8 bt_info;
1075
1076 u8 retry_count:4;
1077 u8 dummy2_0:1;
1078 u8 bt_page:1;
1079 u8 tx_rx_mask:1;
1080 u8 dummy2_2:1;
1081
1082 u8 rssi;
1083
1084 u8 basic_rate:1;
1085 u8 bt_has_reset:1;
1086 u8 dummy4_1:1;;
1087 u8 ignore_wlan:1;
1088 u8 auto_report:1;
1089 u8 dummy4_2:3;
1090
1091 u8 a4;
1092 u8 a5;
1093 } __packed bt_info;
1094 };
1095 };
1096
1097 struct rtl8xxxu_fileops;
1098
1099 struct rtl8xxxu_priv {
1100 struct ieee80211_hw *hw;
1101 struct usb_device *udev;
1102 struct rtl8xxxu_fileops *fops;
1103
1104 spinlock_t tx_urb_lock;
1105 struct list_head tx_urb_free_list;
1106 int tx_urb_free_count;
1107 bool tx_stopped;
1108
1109 spinlock_t rx_urb_lock;
1110 struct list_head rx_urb_pending_list;
1111 int rx_urb_pending_count;
1112 bool shutdown;
1113 struct work_struct rx_urb_wq;
1114
1115 u8 mac_addr[ETH_ALEN];
1116 char chip_name[8];
1117 char chip_vendor[8];
1118 u8 cck_tx_power_index_A[RTL8XXXU_MAX_CHANNEL_GROUPS];
1119 u8 cck_tx_power_index_B[RTL8XXXU_MAX_CHANNEL_GROUPS];
1120 u8 ht40_1s_tx_power_index_A[RTL8XXXU_MAX_CHANNEL_GROUPS];
1121 u8 ht40_1s_tx_power_index_B[RTL8XXXU_MAX_CHANNEL_GROUPS];
1122 /*
1123 * The following entries are half-bytes split as:
1124 * bits 0-3: path A, bits 4-7: path B, all values 4 bits signed
1125 */
1126 struct rtl8723au_idx ht40_2s_tx_power_index_diff[
1127 RTL8723A_CHANNEL_GROUPS];
1128 struct rtl8723au_idx ht20_tx_power_index_diff[RTL8723A_CHANNEL_GROUPS];
1129 struct rtl8723au_idx ofdm_tx_power_index_diff[RTL8723A_CHANNEL_GROUPS];
1130 struct rtl8723au_idx ht40_max_power_offset[RTL8723A_CHANNEL_GROUPS];
1131 struct rtl8723au_idx ht20_max_power_offset[RTL8723A_CHANNEL_GROUPS];
1132 /*
1133 * Newer generation chips only keep power diffs per TX count,
1134 * not per channel group.
1135 */
1136 struct rtl8723au_idx ofdm_tx_power_diff[RTL8723B_TX_COUNT];
1137 struct rtl8723au_idx ht20_tx_power_diff[RTL8723B_TX_COUNT];
1138 struct rtl8723au_idx ht40_tx_power_diff[RTL8723B_TX_COUNT];
1139 u32 chip_cut:4;
1140 u32 rom_rev:4;
1141 u32 is_multi_func:1;
1142 u32 has_wifi:1;
1143 u32 has_bluetooth:1;
1144 u32 enable_bluetooth:1;
1145 u32 has_gps:1;
1146 u32 hi_pa:1;
1147 u32 vendor_umc:1;
1148 u32 vendor_smic:1;
1149 u32 has_polarity_ctrl:1;
1150 u32 has_eeprom:1;
1151 u32 boot_eeprom:1;
1152 u32 usb_interrupts:1;
1153 u32 ep_tx_high_queue:1;
1154 u32 ep_tx_normal_queue:1;
1155 u32 ep_tx_low_queue:1;
1156 u32 has_xtalk:1;
1157 u8 xtalk;
1158 unsigned int pipe_interrupt;
1159 unsigned int pipe_in;
1160 unsigned int pipe_out[TXDESC_QUEUE_MAX];
1161 u8 out_ep[RTL8XXXU_OUT_ENDPOINTS];
1162 u8 ep_tx_count;
1163 u8 rf_paths;
1164 u8 rx_paths;
1165 u8 tx_paths;
1166 u32 rf_mode_ag[2];
1167 u32 rege94;
1168 u32 rege9c;
1169 u32 regeb4;
1170 u32 regebc;
1171 int next_mbox;
1172 int nr_out_eps;
1173
1174 struct mutex h2c_mutex;
1175
1176 struct usb_anchor rx_anchor;
1177 struct usb_anchor tx_anchor;
1178 struct usb_anchor int_anchor;
1179 struct rtl8xxxu_firmware_header *fw_data;
1180 size_t fw_size;
1181 struct mutex usb_buf_mutex;
1182 union {
1183 __le32 val32;
1184 __le16 val16;
1185 u8 val8;
1186 } usb_buf;
1187 union {
1188 u8 raw[EFUSE_MAP_LEN];
1189 struct rtl8723au_efuse efuse8723;
1190 struct rtl8723bu_efuse efuse8723bu;
1191 struct rtl8192cu_efuse efuse8192;
1192 struct rtl8192eu_efuse efuse8192eu;
1193 } efuse_wifi;
1194 u32 adda_backup[RTL8XXXU_ADDA_REGS];
1195 u32 mac_backup[RTL8XXXU_MAC_REGS];
1196 u32 bb_backup[RTL8XXXU_BB_REGS];
1197 u32 bb_recovery_backup[RTL8XXXU_BB_REGS];
1198 u32 rtlchip;
1199 u8 pi_enabled:1;
1200 u8 int_buf[USB_INTR_CONTENT_LENGTH];
1201 };
1202
1203 struct rtl8xxxu_rx_urb {
1204 struct urb urb;
1205 struct ieee80211_hw *hw;
1206 struct list_head list;
1207 };
1208
1209 struct rtl8xxxu_tx_urb {
1210 struct urb urb;
1211 struct ieee80211_hw *hw;
1212 struct list_head list;
1213 };
1214
1215 struct rtl8xxxu_fileops {
1216 int (*parse_efuse) (struct rtl8xxxu_priv *priv);
1217 int (*load_firmware) (struct rtl8xxxu_priv *priv);
1218 int (*power_on) (struct rtl8xxxu_priv *priv);
1219 int (*llt_init) (struct rtl8xxxu_priv *priv, u8 last_tx_page);
1220 void (*phy_init_antenna_selection) (struct rtl8xxxu_priv *priv);
1221 void (*phy_iq_calibrate) (struct rtl8xxxu_priv *priv);
1222 void (*config_channel) (struct ieee80211_hw *hw);
1223 void (*init_bt) (struct rtl8xxxu_priv *priv);
1224 int (*parse_rx_desc) (struct rtl8xxxu_priv *priv, struct sk_buff *skb,
1225 struct ieee80211_rx_status *rx_status);
1226 void (*init_aggregation) (struct rtl8xxxu_priv *priv);
1227 void (*init_statistics) (struct rtl8xxxu_priv *priv);
1228 void (*enable_rf) (struct rtl8xxxu_priv *priv);
1229 void (*set_tx_power) (struct rtl8xxxu_priv *priv, int channel,
1230 bool ht40);
1231 int writeN_block_size;
1232 u16 mbox_ext_reg;
1233 char mbox_ext_width;
1234 char tx_desc_size;
1235 char has_s0s1;
1236 u32 adda_1t_init;
1237 u32 adda_1t_path_on;
1238 u32 adda_2t_path_on_a;
1239 u32 adda_2t_path_on_b;
1240 };
Linux kernel - Deliverables
This page took 0.068651 seconds and 5 git commands to generate.