projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
PCI: add pci_bus_for_each_resource(), remove direct bus->resource[] refs
[deliverable/linux.git] / drivers / pcmcia / yenta_socket.c
1 /*
2 * Regular cardbus driver ("yenta_socket")
3 *
4 * (C) Copyright 1999, 2000 Linus Torvalds
5 *
6 * Changelog:
7 * Aug 2002: Manfred Spraul <manfred@colorfullife.com>
8 * Dynamically adjust the size of the bridge resource
9 *
10 * May 2003: Dominik Brodowski <linux@brodo.de>
11 * Merge pci_socket.c and yenta.c into one file
12 */
13 #include <linux/init.h>
14 #include <linux/pci.h>
15 #include <linux/workqueue.h>
16 #include <linux/interrupt.h>
17 #include <linux/delay.h>
18 #include <linux/module.h>
19 #include <linux/io.h>
20
21 #include <pcmcia/cs_types.h>
22 #include <pcmcia/ss.h>
23 #include <pcmcia/cs.h>
24
25 #include "yenta_socket.h"
26 #include "i82365.h"
27
28 static int disable_clkrun;
29 module_param(disable_clkrun, bool, 0444);
30 MODULE_PARM_DESC(disable_clkrun, "If PC card doesn't function properly, please try this option");
31
32 static int isa_probe = 1;
33 module_param(isa_probe, bool, 0444);
34 MODULE_PARM_DESC(isa_probe, "If set ISA interrupts are probed (default). Set to N to disable probing");
35
36 static int pwr_irqs_off;
37 module_param(pwr_irqs_off, bool, 0644);
38 MODULE_PARM_DESC(pwr_irqs_off, "Force IRQs off during power-on of slot. Use only when seeing IRQ storms!");
39
40 #define debug(x, s, args...) dev_dbg(&s->dev->dev, x, ##args)
41
42 /* Don't ask.. */
43 #define to_cycles(ns) ((ns)/120)
44 #define to_ns(cycles) ((cycles)*120)
45
46 /*
47 * yenta PCI irq probing.
48 * currently only used in the TI/EnE initialization code
49 */
50 #ifdef CONFIG_YENTA_TI
51 static int yenta_probe_cb_irq(struct yenta_socket *socket);
52 #endif
53
54
55 static unsigned int override_bios;
56 module_param(override_bios, uint, 0000);
57 MODULE_PARM_DESC(override_bios, "yenta ignore bios resource allocation");
58
59 /*
60 * Generate easy-to-use ways of reading a cardbus sockets
61 * regular memory space ("cb_xxx"), configuration space
62 * ("config_xxx") and compatibility space ("exca_xxxx")
63 */
64 static inline u32 cb_readl(struct yenta_socket *socket, unsigned reg)
65 {
66 u32 val = readl(socket->base + reg);
67 debug("%04x %08x\n", socket, reg, val);
68 return val;
69 }
70
71 static inline void cb_writel(struct yenta_socket *socket, unsigned reg, u32 val)
72 {
73 debug("%04x %08x\n", socket, reg, val);
74 writel(val, socket->base + reg);
75 readl(socket->base + reg); /* avoid problems with PCI write posting */
76 }
77
78 static inline u8 config_readb(struct yenta_socket *socket, unsigned offset)
79 {
80 u8 val;
81 pci_read_config_byte(socket->dev, offset, &val);
82 debug("%04x %02x\n", socket, offset, val);
83 return val;
84 }
85
86 static inline u16 config_readw(struct yenta_socket *socket, unsigned offset)
87 {
88 u16 val;
89 pci_read_config_word(socket->dev, offset, &val);
90 debug("%04x %04x\n", socket, offset, val);
91 return val;
92 }
93
94 static inline u32 config_readl(struct yenta_socket *socket, unsigned offset)
95 {
96 u32 val;
97 pci_read_config_dword(socket->dev, offset, &val);
98 debug("%04x %08x\n", socket, offset, val);
99 return val;
100 }
101
102 static inline void config_writeb(struct yenta_socket *socket, unsigned offset, u8 val)
103 {
104 debug("%04x %02x\n", socket, offset, val);
105 pci_write_config_byte(socket->dev, offset, val);
106 }
107
108 static inline void config_writew(struct yenta_socket *socket, unsigned offset, u16 val)
109 {
110 debug("%04x %04x\n", socket, offset, val);
111 pci_write_config_word(socket->dev, offset, val);
112 }
113
114 static inline void config_writel(struct yenta_socket *socket, unsigned offset, u32 val)
115 {
116 debug("%04x %08x\n", socket, offset, val);
117 pci_write_config_dword(socket->dev, offset, val);
118 }
119
120 static inline u8 exca_readb(struct yenta_socket *socket, unsigned reg)
121 {
122 u8 val = readb(socket->base + 0x800 + reg);
123 debug("%04x %02x\n", socket, reg, val);
124 return val;
125 }
126
127 static inline u8 exca_readw(struct yenta_socket *socket, unsigned reg)
128 {
129 u16 val;
130 val = readb(socket->base + 0x800 + reg);
131 val |= readb(socket->base + 0x800 + reg + 1) << 8;
132 debug("%04x %04x\n", socket, reg, val);
133 return val;
134 }
135
136 static inline void exca_writeb(struct yenta_socket *socket, unsigned reg, u8 val)
137 {
138 debug("%04x %02x\n", socket, reg, val);
139 writeb(val, socket->base + 0x800 + reg);
140 readb(socket->base + 0x800 + reg); /* PCI write posting... */
141 }
142
143 static void exca_writew(struct yenta_socket *socket, unsigned reg, u16 val)
144 {
145 debug("%04x %04x\n", socket, reg, val);
146 writeb(val, socket->base + 0x800 + reg);
147 writeb(val >> 8, socket->base + 0x800 + reg + 1);
148
149 /* PCI write posting... */
150 readb(socket->base + 0x800 + reg);
151 readb(socket->base + 0x800 + reg + 1);
152 }
153
154 static ssize_t show_yenta_registers(struct device *yentadev, struct device_attribute *attr, char *buf)
155 {
156 struct pci_dev *dev = to_pci_dev(yentadev);
157 struct yenta_socket *socket = pci_get_drvdata(dev);
158 int offset = 0, i;
159
160 offset = snprintf(buf, PAGE_SIZE, "CB registers:");
161 for (i = 0; i < 0x24; i += 4) {
162 unsigned val;
163 if (!(i & 15))
164 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
165 val = cb_readl(socket, i);
166 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %08x", val);
167 }
168
169 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n\nExCA registers:");
170 for (i = 0; i < 0x45; i++) {
171 unsigned char val;
172 if (!(i & 7)) {
173 if (i & 8) {
174 memcpy(buf + offset, " -", 2);
175 offset += 2;
176 } else
177 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
178 }
179 val = exca_readb(socket, i);
180 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %02x", val);
181 }
182 buf[offset++] = '\n';
183 return offset;
184 }
185
186 static DEVICE_ATTR(yenta_registers, S_IRUSR, show_yenta_registers, NULL);
187
188 /*
189 * Ugh, mixed-mode cardbus and 16-bit pccard state: things depend
190 * on what kind of card is inserted..
191 */
192 static int yenta_get_status(struct pcmcia_socket *sock, unsigned int *value)
193 {
194 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
195 unsigned int val;
196 u32 state = cb_readl(socket, CB_SOCKET_STATE);
197
198 val = (state & CB_3VCARD) ? SS_3VCARD : 0;
199 val |= (state & CB_XVCARD) ? SS_XVCARD : 0;
200 val |= (state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ? 0 : SS_PENDING;
201 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? SS_PENDING : 0;
202
203
204 if (state & CB_CBCARD) {
205 val |= SS_CARDBUS;
206 val |= (state & CB_CARDSTS) ? SS_STSCHG : 0;
207 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? 0 : SS_DETECT;
208 val |= (state & CB_PWRCYCLE) ? SS_POWERON | SS_READY : 0;
209 } else if (state & CB_16BITCARD) {
210 u8 status = exca_readb(socket, I365_STATUS);
211 val |= ((status & I365_CS_DETECT) == I365_CS_DETECT) ? SS_DETECT : 0;
212 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
213 val |= (status & I365_CS_STSCHG) ? 0 : SS_STSCHG;
214 } else {
215 val |= (status & I365_CS_BVD1) ? 0 : SS_BATDEAD;
216 val |= (status & I365_CS_BVD2) ? 0 : SS_BATWARN;
217 }
218 val |= (status & I365_CS_WRPROT) ? SS_WRPROT : 0;
219 val |= (status & I365_CS_READY) ? SS_READY : 0;
220 val |= (status & I365_CS_POWERON) ? SS_POWERON : 0;
221 }
222
223 *value = val;
224 return 0;
225 }
226
227 static void yenta_set_power(struct yenta_socket *socket, socket_state_t *state)
228 {
229 /* some birdges require to use the ExCA registers to power 16bit cards */
230 if (!(cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) &&
231 (socket->flags & YENTA_16BIT_POWER_EXCA)) {
232 u8 reg, old;
233 reg = old = exca_readb(socket, I365_POWER);
234 reg &= ~(I365_VCC_MASK | I365_VPP1_MASK | I365_VPP2_MASK);
235
236 /* i82365SL-DF style */
237 if (socket->flags & YENTA_16BIT_POWER_DF) {
238 switch (state->Vcc) {
239 case 33:
240 reg |= I365_VCC_3V;
241 break;
242 case 50:
243 reg |= I365_VCC_5V;
244 break;
245 default:
246 reg = 0;
247 break;
248 }
249 switch (state->Vpp) {
250 case 33:
251 case 50:
252 reg |= I365_VPP1_5V;
253 break;
254 case 120:
255 reg |= I365_VPP1_12V;
256 break;
257 }
258 } else {
259 /* i82365SL-B style */
260 switch (state->Vcc) {
261 case 50:
262 reg |= I365_VCC_5V;
263 break;
264 default:
265 reg = 0;
266 break;
267 }
268 switch (state->Vpp) {
269 case 50:
270 reg |= I365_VPP1_5V | I365_VPP2_5V;
271 break;
272 case 120:
273 reg |= I365_VPP1_12V | I365_VPP2_12V;
274 break;
275 }
276 }
277
278 if (reg != old)
279 exca_writeb(socket, I365_POWER, reg);
280 } else {
281 u32 reg = 0; /* CB_SC_STPCLK? */
282 switch (state->Vcc) {
283 case 33:
284 reg = CB_SC_VCC_3V;
285 break;
286 case 50:
287 reg = CB_SC_VCC_5V;
288 break;
289 default:
290 reg = 0;
291 break;
292 }
293 switch (state->Vpp) {
294 case 33:
295 reg |= CB_SC_VPP_3V;
296 break;
297 case 50:
298 reg |= CB_SC_VPP_5V;
299 break;
300 case 120:
301 reg |= CB_SC_VPP_12V;
302 break;
303 }
304 if (reg != cb_readl(socket, CB_SOCKET_CONTROL))
305 cb_writel(socket, CB_SOCKET_CONTROL, reg);
306 }
307 }
308
309 static int yenta_set_socket(struct pcmcia_socket *sock, socket_state_t *state)
310 {
311 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
312 u16 bridge;
313
314 /* if powering down: do it immediately */
315 if (state->Vcc == 0)
316 yenta_set_power(socket, state);
317
318 socket->io_irq = state->io_irq;
319 bridge = config_readw(socket, CB_BRIDGE_CONTROL) & ~(CB_BRIDGE_CRST | CB_BRIDGE_INTR);
320 if (cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) {
321 u8 intr;
322 bridge |= (state->flags & SS_RESET) ? CB_BRIDGE_CRST : 0;
323
324 /* ISA interrupt control? */
325 intr = exca_readb(socket, I365_INTCTL);
326 intr = (intr & ~0xf);
327 if (!socket->cb_irq) {
328 intr |= state->io_irq;
329 bridge |= CB_BRIDGE_INTR;
330 }
331 exca_writeb(socket, I365_INTCTL, intr);
332 } else {
333 u8 reg;
334
335 reg = exca_readb(socket, I365_INTCTL) & (I365_RING_ENA | I365_INTR_ENA);
336 reg |= (state->flags & SS_RESET) ? 0 : I365_PC_RESET;
337 reg |= (state->flags & SS_IOCARD) ? I365_PC_IOCARD : 0;
338 if (state->io_irq != socket->cb_irq) {
339 reg |= state->io_irq;
340 bridge |= CB_BRIDGE_INTR;
341 }
342 exca_writeb(socket, I365_INTCTL, reg);
343
344 reg = exca_readb(socket, I365_POWER) & (I365_VCC_MASK|I365_VPP1_MASK);
345 reg |= I365_PWR_NORESET;
346 if (state->flags & SS_PWR_AUTO)
347 reg |= I365_PWR_AUTO;
348 if (state->flags & SS_OUTPUT_ENA)
349 reg |= I365_PWR_OUT;
350 if (exca_readb(socket, I365_POWER) != reg)
351 exca_writeb(socket, I365_POWER, reg);
352
353 /* CSC interrupt: no ISA irq for CSC */
354 reg = I365_CSC_DETECT;
355 if (state->flags & SS_IOCARD) {
356 if (state->csc_mask & SS_STSCHG)
357 reg |= I365_CSC_STSCHG;
358 } else {
359 if (state->csc_mask & SS_BATDEAD)
360 reg |= I365_CSC_BVD1;
361 if (state->csc_mask & SS_BATWARN)
362 reg |= I365_CSC_BVD2;
363 if (state->csc_mask & SS_READY)
364 reg |= I365_CSC_READY;
365 }
366 exca_writeb(socket, I365_CSCINT, reg);
367 exca_readb(socket, I365_CSC);
368 if (sock->zoom_video)
369 sock->zoom_video(sock, state->flags & SS_ZVCARD);
370 }
371 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
372 /* Socket event mask: get card insert/remove events.. */
373 cb_writel(socket, CB_SOCKET_EVENT, -1);
374 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
375
376 /* if powering up: do it as the last step when the socket is configured */
377 if (state->Vcc != 0)
378 yenta_set_power(socket, state);
379 return 0;
380 }
381
382 static int yenta_set_io_map(struct pcmcia_socket *sock, struct pccard_io_map *io)
383 {
384 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
385 int map;
386 unsigned char ioctl, addr, enable;
387
388 map = io->map;
389
390 if (map > 1)
391 return -EINVAL;
392
393 enable = I365_ENA_IO(map);
394 addr = exca_readb(socket, I365_ADDRWIN);
395
396 /* Disable the window before changing it.. */
397 if (addr & enable) {
398 addr &= ~enable;
399 exca_writeb(socket, I365_ADDRWIN, addr);
400 }
401
402 exca_writew(socket, I365_IO(map)+I365_W_START, io->start);
403 exca_writew(socket, I365_IO(map)+I365_W_STOP, io->stop);
404
405 ioctl = exca_readb(socket, I365_IOCTL) & ~I365_IOCTL_MASK(map);
406 if (io->flags & MAP_0WS)
407 ioctl |= I365_IOCTL_0WS(map);
408 if (io->flags & MAP_16BIT)
409 ioctl |= I365_IOCTL_16BIT(map);
410 if (io->flags & MAP_AUTOSZ)
411 ioctl |= I365_IOCTL_IOCS16(map);
412 exca_writeb(socket, I365_IOCTL, ioctl);
413
414 if (io->flags & MAP_ACTIVE)
415 exca_writeb(socket, I365_ADDRWIN, addr | enable);
416 return 0;
417 }
418
419 static int yenta_set_mem_map(struct pcmcia_socket *sock, struct pccard_mem_map *mem)
420 {
421 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
422 struct pci_bus_region region;
423 int map;
424 unsigned char addr, enable;
425 unsigned int start, stop, card_start;
426 unsigned short word;
427
428 pcibios_resource_to_bus(socket->dev, &region, mem->res);
429
430 map = mem->map;
431 start = region.start;
432 stop = region.end;
433 card_start = mem->card_start;
434
435 if (map > 4 || start > stop || ((start ^ stop) >> 24) ||
436 (card_start >> 26) || mem->speed > 1000)
437 return -EINVAL;
438
439 enable = I365_ENA_MEM(map);
440 addr = exca_readb(socket, I365_ADDRWIN);
441 if (addr & enable) {
442 addr &= ~enable;
443 exca_writeb(socket, I365_ADDRWIN, addr);
444 }
445
446 exca_writeb(socket, CB_MEM_PAGE(map), start >> 24);
447
448 word = (start >> 12) & 0x0fff;
449 if (mem->flags & MAP_16BIT)
450 word |= I365_MEM_16BIT;
451 if (mem->flags & MAP_0WS)
452 word |= I365_MEM_0WS;
453 exca_writew(socket, I365_MEM(map) + I365_W_START, word);
454
455 word = (stop >> 12) & 0x0fff;
456 switch (to_cycles(mem->speed)) {
457 case 0:
458 break;
459 case 1:
460 word |= I365_MEM_WS0;
461 break;
462 case 2:
463 word |= I365_MEM_WS1;
464 break;
465 default:
466 word |= I365_MEM_WS1 | I365_MEM_WS0;
467 break;
468 }
469 exca_writew(socket, I365_MEM(map) + I365_W_STOP, word);
470
471 word = ((card_start - start) >> 12) & 0x3fff;
472 if (mem->flags & MAP_WRPROT)
473 word |= I365_MEM_WRPROT;
474 if (mem->flags & MAP_ATTRIB)
475 word |= I365_MEM_REG;
476 exca_writew(socket, I365_MEM(map) + I365_W_OFF, word);
477
478 if (mem->flags & MAP_ACTIVE)
479 exca_writeb(socket, I365_ADDRWIN, addr | enable);
480 return 0;
481 }
482
483
484
485 static irqreturn_t yenta_interrupt(int irq, void *dev_id)
486 {
487 unsigned int events;
488 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
489 u8 csc;
490 u32 cb_event;
491
492 /* Clear interrupt status for the event */
493 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
494 cb_writel(socket, CB_SOCKET_EVENT, cb_event);
495
496 csc = exca_readb(socket, I365_CSC);
497
498 if (!(cb_event || csc))
499 return IRQ_NONE;
500
501 events = (cb_event & (CB_CD1EVENT | CB_CD2EVENT)) ? SS_DETECT : 0 ;
502 events |= (csc & I365_CSC_DETECT) ? SS_DETECT : 0;
503 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
504 events |= (csc & I365_CSC_STSCHG) ? SS_STSCHG : 0;
505 } else {
506 events |= (csc & I365_CSC_BVD1) ? SS_BATDEAD : 0;
507 events |= (csc & I365_CSC_BVD2) ? SS_BATWARN : 0;
508 events |= (csc & I365_CSC_READY) ? SS_READY : 0;
509 }
510
511 if (events)
512 pcmcia_parse_events(&socket->socket, events);
513
514 return IRQ_HANDLED;
515 }
516
517 static void yenta_interrupt_wrapper(unsigned long data)
518 {
519 struct yenta_socket *socket = (struct yenta_socket *) data;
520
521 yenta_interrupt(0, (void *)socket);
522 socket->poll_timer.expires = jiffies + HZ;
523 add_timer(&socket->poll_timer);
524 }
525
526 static void yenta_clear_maps(struct yenta_socket *socket)
527 {
528 int i;
529 struct resource res = { .start = 0, .end = 0x0fff };
530 pccard_io_map io = { 0, 0, 0, 0, 1 };
531 pccard_mem_map mem = { .res = &res, };
532
533 yenta_set_socket(&socket->socket, &dead_socket);
534 for (i = 0; i < 2; i++) {
535 io.map = i;
536 yenta_set_io_map(&socket->socket, &io);
537 }
538 for (i = 0; i < 5; i++) {
539 mem.map = i;
540 yenta_set_mem_map(&socket->socket, &mem);
541 }
542 }
543
544 /* redoes voltage interrogation if required */
545 static void yenta_interrogate(struct yenta_socket *socket)
546 {
547 u32 state;
548
549 state = cb_readl(socket, CB_SOCKET_STATE);
550 if (!(state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ||
551 (state & (CB_CDETECT1 | CB_CDETECT2 | CB_NOTACARD | CB_BADVCCREQ)) ||
552 ((state & (CB_16BITCARD | CB_CBCARD)) == (CB_16BITCARD | CB_CBCARD)))
553 cb_writel(socket, CB_SOCKET_FORCE, CB_CVSTEST);
554 }
555
556 /* Called at resume and initialization events */
557 static int yenta_sock_init(struct pcmcia_socket *sock)
558 {
559 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
560
561 exca_writeb(socket, I365_GBLCTL, 0x00);
562 exca_writeb(socket, I365_GENCTL, 0x00);
563
564 /* Redo card voltage interrogation */
565 yenta_interrogate(socket);
566
567 yenta_clear_maps(socket);
568
569 if (socket->type && socket->type->sock_init)
570 socket->type->sock_init(socket);
571
572 /* Re-enable CSC interrupts */
573 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
574
575 return 0;
576 }
577
578 static int yenta_sock_suspend(struct pcmcia_socket *sock)
579 {
580 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
581
582 /* Disable CSC interrupts */
583 cb_writel(socket, CB_SOCKET_MASK, 0x0);
584
585 return 0;
586 }
587
588 /*
589 * Use an adaptive allocation for the memory resource,
590 * sometimes the memory behind pci bridges is limited:
591 * 1/8 of the size of the io window of the parent.
592 * max 4 MB, min 16 kB. We try very hard to not get below
593 * the "ACC" values, though.
594 */
595 #define BRIDGE_MEM_MAX (4*1024*1024)
596 #define BRIDGE_MEM_ACC (128*1024)
597 #define BRIDGE_MEM_MIN (16*1024)
598
599 #define BRIDGE_IO_MAX 512
600 #define BRIDGE_IO_ACC 256
601 #define BRIDGE_IO_MIN 32
602
603 #ifndef PCIBIOS_MIN_CARDBUS_IO
604 #define PCIBIOS_MIN_CARDBUS_IO PCIBIOS_MIN_IO
605 #endif
606
607 static int yenta_search_one_res(struct resource *root, struct resource *res,
608 u32 min)
609 {
610 u32 align, size, start, end;
611
612 if (res->flags & IORESOURCE_IO) {
613 align = 1024;
614 size = BRIDGE_IO_MAX;
615 start = PCIBIOS_MIN_CARDBUS_IO;
616 end = ~0U;
617 } else {
618 unsigned long avail = root->end - root->start;
619 int i;
620 size = BRIDGE_MEM_MAX;
621 if (size > avail/8) {
622 size = (avail+1)/8;
623 /* round size down to next power of 2 */
624 i = 0;
625 while ((size /= 2) != 0)
626 i++;
627 size = 1 << i;
628 }
629 if (size < min)
630 size = min;
631 align = size;
632 start = PCIBIOS_MIN_MEM;
633 end = ~0U;
634 }
635
636 do {
637 if (allocate_resource(root, res, size, start, end, align,
638 NULL, NULL) == 0) {
639 return 1;
640 }
641 size = size/2;
642 align = size;
643 } while (size >= min);
644
645 return 0;
646 }
647
648
649 static int yenta_search_res(struct yenta_socket *socket, struct resource *res,
650 u32 min)
651 {
652 struct resource *root;
653 int i;
654
655 pci_bus_for_each_resource(socket->dev->bus, root, i) {
656 if (!root)
657 continue;
658
659 if ((res->flags ^ root->flags) &
660 (IORESOURCE_IO | IORESOURCE_MEM | IORESOURCE_PREFETCH))
661 continue; /* Wrong type */
662
663 if (yenta_search_one_res(root, res, min))
664 return 1;
665 }
666 return 0;
667 }
668
669 static int yenta_allocate_res(struct yenta_socket *socket, int nr, unsigned type, int addr_start, int addr_end)
670 {
671 struct pci_dev *dev = socket->dev;
672 struct resource *res;
673 struct pci_bus_region region;
674 unsigned mask;
675
676 res = dev->resource + PCI_BRIDGE_RESOURCES + nr;
677 /* Already allocated? */
678 if (res->parent)
679 return 0;
680
681 /* The granularity of the memory limit is 4kB, on IO it's 4 bytes */
682 mask = ~0xfff;
683 if (type & IORESOURCE_IO)
684 mask = ~3;
685
686 res->name = dev->subordinate->name;
687 res->flags = type;
688
689 region.start = config_readl(socket, addr_start) & mask;
690 region.end = config_readl(socket, addr_end) | ~mask;
691 if (region.start && region.end > region.start && !override_bios) {
692 pcibios_bus_to_resource(dev, res, &region);
693 if (pci_claim_resource(dev, PCI_BRIDGE_RESOURCES + nr) == 0)
694 return 0;
695 dev_printk(KERN_INFO, &dev->dev,
696 "Preassigned resource %d busy or not available, "
697 "reconfiguring...\n",
698 nr);
699 }
700
701 if (type & IORESOURCE_IO) {
702 if ((yenta_search_res(socket, res, BRIDGE_IO_MAX)) ||
703 (yenta_search_res(socket, res, BRIDGE_IO_ACC)) ||
704 (yenta_search_res(socket, res, BRIDGE_IO_MIN)))
705 return 1;
706 } else {
707 if (type & IORESOURCE_PREFETCH) {
708 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
709 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
710 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
711 return 1;
712 /* Approximating prefetchable by non-prefetchable */
713 res->flags = IORESOURCE_MEM;
714 }
715 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
716 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
717 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
718 return 1;
719 }
720
721 dev_printk(KERN_INFO, &dev->dev,
722 "no resource of type %x available, trying to continue...\n",
723 type);
724 res->start = res->end = res->flags = 0;
725 return 0;
726 }
727
728 /*
729 * Allocate the bridge mappings for the device..
730 */
731 static void yenta_allocate_resources(struct yenta_socket *socket)
732 {
733 int program = 0;
734 program += yenta_allocate_res(socket, 0, IORESOURCE_IO,
735 PCI_CB_IO_BASE_0, PCI_CB_IO_LIMIT_0);
736 program += yenta_allocate_res(socket, 1, IORESOURCE_IO,
737 PCI_CB_IO_BASE_1, PCI_CB_IO_LIMIT_1);
738 program += yenta_allocate_res(socket, 2, IORESOURCE_MEM|IORESOURCE_PREFETCH,
739 PCI_CB_MEMORY_BASE_0, PCI_CB_MEMORY_LIMIT_0);
740 program += yenta_allocate_res(socket, 3, IORESOURCE_MEM,
741 PCI_CB_MEMORY_BASE_1, PCI_CB_MEMORY_LIMIT_1);
742 if (program)
743 pci_setup_cardbus(socket->dev->subordinate);
744 }
745
746
747 /*
748 * Free the bridge mappings for the device..
749 */
750 static void yenta_free_resources(struct yenta_socket *socket)
751 {
752 int i;
753 for (i = 0; i < 4; i++) {
754 struct resource *res;
755 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + i;
756 if (res->start != 0 && res->end != 0)
757 release_resource(res);
758 res->start = res->end = res->flags = 0;
759 }
760 }
761
762
763 /*
764 * Close it down - release our resources and go home..
765 */
766 static void __devexit yenta_close(struct pci_dev *dev)
767 {
768 struct yenta_socket *sock = pci_get_drvdata(dev);
769
770 /* Remove the register attributes */
771 device_remove_file(&dev->dev, &dev_attr_yenta_registers);
772
773 /* we don't want a dying socket registered */
774 pcmcia_unregister_socket(&sock->socket);
775
776 /* Disable all events so we don't die in an IRQ storm */
777 cb_writel(sock, CB_SOCKET_MASK, 0x0);
778 exca_writeb(sock, I365_CSCINT, 0);
779
780 if (sock->cb_irq)
781 free_irq(sock->cb_irq, sock);
782 else
783 del_timer_sync(&sock->poll_timer);
784
785 if (sock->base)
786 iounmap(sock->base);
787 yenta_free_resources(sock);
788
789 pci_release_regions(dev);
790 pci_disable_device(dev);
791 pci_set_drvdata(dev, NULL);
792 }
793
794
795 static struct pccard_operations yenta_socket_operations = {
796 .init = yenta_sock_init,
797 .suspend = yenta_sock_suspend,
798 .get_status = yenta_get_status,
799 .set_socket = yenta_set_socket,
800 .set_io_map = yenta_set_io_map,
801 .set_mem_map = yenta_set_mem_map,
802 };
803
804
805 #ifdef CONFIG_YENTA_TI
806 #include "ti113x.h"
807 #endif
808 #ifdef CONFIG_YENTA_RICOH
809 #include "ricoh.h"
810 #endif
811 #ifdef CONFIG_YENTA_TOSHIBA
812 #include "topic.h"
813 #endif
814 #ifdef CONFIG_YENTA_O2
815 #include "o2micro.h"
816 #endif
817
818 enum {
819 CARDBUS_TYPE_DEFAULT = -1,
820 CARDBUS_TYPE_TI,
821 CARDBUS_TYPE_TI113X,
822 CARDBUS_TYPE_TI12XX,
823 CARDBUS_TYPE_TI1250,
824 CARDBUS_TYPE_RICOH,
825 CARDBUS_TYPE_TOPIC95,
826 CARDBUS_TYPE_TOPIC97,
827 CARDBUS_TYPE_O2MICRO,
828 CARDBUS_TYPE_ENE,
829 };
830
831 /*
832 * Different cardbus controllers have slightly different
833 * initialization sequences etc details. List them here..
834 */
835 static struct cardbus_type cardbus_type[] = {
836 #ifdef CONFIG_YENTA_TI
837 [CARDBUS_TYPE_TI] = {
838 .override = ti_override,
839 .save_state = ti_save_state,
840 .restore_state = ti_restore_state,
841 .sock_init = ti_init,
842 },
843 [CARDBUS_TYPE_TI113X] = {
844 .override = ti113x_override,
845 .save_state = ti_save_state,
846 .restore_state = ti_restore_state,
847 .sock_init = ti_init,
848 },
849 [CARDBUS_TYPE_TI12XX] = {
850 .override = ti12xx_override,
851 .save_state = ti_save_state,
852 .restore_state = ti_restore_state,
853 .sock_init = ti_init,
854 },
855 [CARDBUS_TYPE_TI1250] = {
856 .override = ti1250_override,
857 .save_state = ti_save_state,
858 .restore_state = ti_restore_state,
859 .sock_init = ti_init,
860 },
861 #endif
862 #ifdef CONFIG_YENTA_RICOH
863 [CARDBUS_TYPE_RICOH] = {
864 .override = ricoh_override,
865 .save_state = ricoh_save_state,
866 .restore_state = ricoh_restore_state,
867 },
868 #endif
869 #ifdef CONFIG_YENTA_TOSHIBA
870 [CARDBUS_TYPE_TOPIC95] = {
871 .override = topic95_override,
872 },
873 [CARDBUS_TYPE_TOPIC97] = {
874 .override = topic97_override,
875 },
876 #endif
877 #ifdef CONFIG_YENTA_O2
878 [CARDBUS_TYPE_O2MICRO] = {
879 .override = o2micro_override,
880 .restore_state = o2micro_restore_state,
881 },
882 #endif
883 #ifdef CONFIG_YENTA_TI
884 [CARDBUS_TYPE_ENE] = {
885 .override = ene_override,
886 .save_state = ti_save_state,
887 .restore_state = ti_restore_state,
888 .sock_init = ti_init,
889 },
890 #endif
891 };
892
893
894 /*
895 * Only probe "regular" interrupts, don't
896 * touch dangerous spots like the mouse irq,
897 * because there are mice that apparently
898 * get really confused if they get fondled
899 * too intimately.
900 *
901 * Default to 11, 10, 9, 7, 6, 5, 4, 3.
902 */
903 static u32 isa_interrupts = 0x0ef8;
904
905 static unsigned int yenta_probe_irq(struct yenta_socket *socket, u32 isa_irq_mask)
906 {
907 int i;
908 unsigned long val;
909 u32 mask;
910
911 /*
912 * Probe for usable interrupts using the force
913 * register to generate bogus card status events.
914 */
915 cb_writel(socket, CB_SOCKET_EVENT, -1);
916 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
917 exca_writeb(socket, I365_CSCINT, 0);
918 val = probe_irq_on() & isa_irq_mask;
919 for (i = 1; i < 16; i++) {
920 if (!((val >> i) & 1))
921 continue;
922 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG | (i << 4));
923 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
924 udelay(100);
925 cb_writel(socket, CB_SOCKET_EVENT, -1);
926 }
927 cb_writel(socket, CB_SOCKET_MASK, 0);
928 exca_writeb(socket, I365_CSCINT, 0);
929
930 mask = probe_irq_mask(val) & 0xffff;
931
932 return mask;
933 }
934
935
936 /*
937 * yenta PCI irq probing.
938 * currently only used in the TI/EnE initialization code
939 */
940 #ifdef CONFIG_YENTA_TI
941
942 /* interrupt handler, only used during probing */
943 static irqreturn_t yenta_probe_handler(int irq, void *dev_id)
944 {
945 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
946 u8 csc;
947 u32 cb_event;
948
949 /* Clear interrupt status for the event */
950 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
951 cb_writel(socket, CB_SOCKET_EVENT, -1);
952 csc = exca_readb(socket, I365_CSC);
953
954 if (cb_event || csc) {
955 socket->probe_status = 1;
956 return IRQ_HANDLED;
957 }
958
959 return IRQ_NONE;
960 }
961
962 /* probes the PCI interrupt, use only on override functions */
963 static int yenta_probe_cb_irq(struct yenta_socket *socket)
964 {
965 if (!socket->cb_irq)
966 return -1;
967
968 socket->probe_status = 0;
969
970 if (request_irq(socket->cb_irq, yenta_probe_handler, IRQF_SHARED, "yenta", socket)) {
971 dev_printk(KERN_WARNING, &socket->dev->dev,
972 "request_irq() in yenta_probe_cb_irq() failed!\n");
973 return -1;
974 }
975
976 /* generate interrupt, wait */
977 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG);
978 cb_writel(socket, CB_SOCKET_EVENT, -1);
979 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
980 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
981
982 msleep(100);
983
984 /* disable interrupts */
985 cb_writel(socket, CB_SOCKET_MASK, 0);
986 exca_writeb(socket, I365_CSCINT, 0);
987 cb_writel(socket, CB_SOCKET_EVENT, -1);
988 exca_readb(socket, I365_CSC);
989
990 free_irq(socket->cb_irq, socket);
991
992 return (int) socket->probe_status;
993 }
994
995 #endif /* CONFIG_YENTA_TI */
996
997
998 /*
999 * Set static data that doesn't need re-initializing..
1000 */
1001 static void yenta_get_socket_capabilities(struct yenta_socket *socket, u32 isa_irq_mask)
1002 {
1003 socket->socket.pci_irq = socket->cb_irq;
1004 if (isa_probe)
1005 socket->socket.irq_mask = yenta_probe_irq(socket, isa_irq_mask);
1006 else
1007 socket->socket.irq_mask = 0;
1008
1009 dev_printk(KERN_INFO, &socket->dev->dev,
1010 "ISA IRQ mask 0x%04x, PCI irq %d\n",
1011 socket->socket.irq_mask, socket->cb_irq);
1012 }
1013
1014 /*
1015 * Initialize the standard cardbus registers
1016 */
1017 static void yenta_config_init(struct yenta_socket *socket)
1018 {
1019 u16 bridge;
1020 struct pci_dev *dev = socket->dev;
1021 struct pci_bus_region region;
1022
1023 pcibios_resource_to_bus(socket->dev, &region, &dev->resource[0]);
1024
1025 config_writel(socket, CB_LEGACY_MODE_BASE, 0);
1026 config_writel(socket, PCI_BASE_ADDRESS_0, region.start);
1027 config_writew(socket, PCI_COMMAND,
1028 PCI_COMMAND_IO |
1029 PCI_COMMAND_MEMORY |
1030 PCI_COMMAND_MASTER |
1031 PCI_COMMAND_WAIT);
1032
1033 /* MAGIC NUMBERS! Fixme */
1034 config_writeb(socket, PCI_CACHE_LINE_SIZE, L1_CACHE_BYTES / 4);
1035 config_writeb(socket, PCI_LATENCY_TIMER, 168);
1036 config_writel(socket, PCI_PRIMARY_BUS,
1037 (176 << 24) | /* sec. latency timer */
1038 (dev->subordinate->subordinate << 16) | /* subordinate bus */
1039 (dev->subordinate->secondary << 8) | /* secondary bus */
1040 dev->subordinate->primary); /* primary bus */
1041
1042 /*
1043 * Set up the bridging state:
1044 * - enable write posting.
1045 * - memory window 0 prefetchable, window 1 non-prefetchable
1046 * - PCI interrupts enabled if a PCI interrupt exists..
1047 */
1048 bridge = config_readw(socket, CB_BRIDGE_CONTROL);
1049 bridge &= ~(CB_BRIDGE_CRST | CB_BRIDGE_PREFETCH1 | CB_BRIDGE_ISAEN | CB_BRIDGE_VGAEN);
1050 bridge |= CB_BRIDGE_PREFETCH0 | CB_BRIDGE_POSTEN;
1051 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
1052 }
1053
1054 /**
1055 * yenta_fixup_parent_bridge - Fix subordinate bus# of the parent bridge
1056 * @cardbus_bridge: The PCI bus which the CardBus bridge bridges to
1057 *
1058 * Checks if devices on the bus which the CardBus bridge bridges to would be
1059 * invisible during PCI scans because of a misconfigured subordinate number
1060 * of the parent brige - some BIOSes seem to be too lazy to set it right.
1061 * Does the fixup carefully by checking how far it can go without conflicts.
1062 * See http\://bugzilla.kernel.org/show_bug.cgi?id=2944 for more information.
1063 */
1064 static void yenta_fixup_parent_bridge(struct pci_bus *cardbus_bridge)
1065 {
1066 struct list_head *tmp;
1067 unsigned char upper_limit;
1068 /*
1069 * We only check and fix the parent bridge: All systems which need
1070 * this fixup that have been reviewed are laptops and the only bridge
1071 * which needed fixing was the parent bridge of the CardBus bridge:
1072 */
1073 struct pci_bus *bridge_to_fix = cardbus_bridge->parent;
1074
1075 /* Check bus numbers are already set up correctly: */
1076 if (bridge_to_fix->subordinate >= cardbus_bridge->subordinate)
1077 return; /* The subordinate number is ok, nothing to do */
1078
1079 if (!bridge_to_fix->parent)
1080 return; /* Root bridges are ok */
1081
1082 /* stay within the limits of the bus range of the parent: */
1083 upper_limit = bridge_to_fix->parent->subordinate;
1084
1085 /* check the bus ranges of all silbling bridges to prevent overlap */
1086 list_for_each(tmp, &bridge_to_fix->parent->children) {
1087 struct pci_bus *silbling = pci_bus_b(tmp);
1088 /*
1089 * If the silbling has a higher secondary bus number
1090 * and it's secondary is equal or smaller than our
1091 * current upper limit, set the new upper limit to
1092 * the bus number below the silbling's range:
1093 */
1094 if (silbling->secondary > bridge_to_fix->subordinate
1095 && silbling->secondary <= upper_limit)
1096 upper_limit = silbling->secondary - 1;
1097 }
1098
1099 /* Show that the wanted subordinate number is not possible: */
1100 if (cardbus_bridge->subordinate > upper_limit)
1101 dev_printk(KERN_WARNING, &cardbus_bridge->dev,
1102 "Upper limit for fixing this "
1103 "bridge's parent bridge: #%02x\n", upper_limit);
1104
1105 /* If we have room to increase the bridge's subordinate number, */
1106 if (bridge_to_fix->subordinate < upper_limit) {
1107
1108 /* use the highest number of the hidden bus, within limits */
1109 unsigned char subordinate_to_assign =
1110 min(cardbus_bridge->subordinate, upper_limit);
1111
1112 dev_printk(KERN_INFO, &bridge_to_fix->dev,
1113 "Raising subordinate bus# of parent "
1114 "bus (#%02x) from #%02x to #%02x\n",
1115 bridge_to_fix->number,
1116 bridge_to_fix->subordinate, subordinate_to_assign);
1117
1118 /* Save the new subordinate in the bus struct of the bridge */
1119 bridge_to_fix->subordinate = subordinate_to_assign;
1120
1121 /* and update the PCI config space with the new subordinate */
1122 pci_write_config_byte(bridge_to_fix->self,
1123 PCI_SUBORDINATE_BUS, bridge_to_fix->subordinate);
1124 }
1125 }
1126
1127 /*
1128 * Initialize a cardbus controller. Make sure we have a usable
1129 * interrupt, and that we can map the cardbus area. Fill in the
1130 * socket information structure..
1131 */
1132 static int __devinit yenta_probe(struct pci_dev *dev, const struct pci_device_id *id)
1133 {
1134 struct yenta_socket *socket;
1135 int ret;
1136
1137 /*
1138 * If we failed to assign proper bus numbers for this cardbus
1139 * controller during PCI probe, its subordinate pci_bus is NULL.
1140 * Bail out if so.
1141 */
1142 if (!dev->subordinate) {
1143 dev_printk(KERN_ERR, &dev->dev, "no bus associated! "
1144 "(try 'pci=assign-busses')\n");
1145 return -ENODEV;
1146 }
1147
1148 socket = kzalloc(sizeof(struct yenta_socket), GFP_KERNEL);
1149 if (!socket)
1150 return -ENOMEM;
1151
1152 /* prepare pcmcia_socket */
1153 socket->socket.ops = &yenta_socket_operations;
1154 socket->socket.resource_ops = &pccard_nonstatic_ops;
1155 socket->socket.dev.parent = &dev->dev;
1156 socket->socket.driver_data = socket;
1157 socket->socket.owner = THIS_MODULE;
1158 socket->socket.features = SS_CAP_PAGE_REGS | SS_CAP_PCCARD;
1159 socket->socket.map_size = 0x1000;
1160 socket->socket.cb_dev = dev;
1161
1162 /* prepare struct yenta_socket */
1163 socket->dev = dev;
1164 pci_set_drvdata(dev, socket);
1165
1166 /*
1167 * Do some basic sanity checking..
1168 */
1169 if (pci_enable_device(dev)) {
1170 ret = -EBUSY;
1171 goto free;
1172 }
1173
1174 ret = pci_request_regions(dev, "yenta_socket");
1175 if (ret)
1176 goto disable;
1177
1178 if (!pci_resource_start(dev, 0)) {
1179 dev_printk(KERN_ERR, &dev->dev, "No cardbus resource!\n");
1180 ret = -ENODEV;
1181 goto release;
1182 }
1183
1184 /*
1185 * Ok, start setup.. Map the cardbus registers,
1186 * and request the IRQ.
1187 */
1188 socket->base = ioremap(pci_resource_start(dev, 0), 0x1000);
1189 if (!socket->base) {
1190 ret = -ENOMEM;
1191 goto release;
1192 }
1193
1194 /*
1195 * report the subsystem vendor and device for help debugging
1196 * the irq stuff...
1197 */
1198 dev_printk(KERN_INFO, &dev->dev, "CardBus bridge found [%04x:%04x]\n",
1199 dev->subsystem_vendor, dev->subsystem_device);
1200
1201 yenta_config_init(socket);
1202
1203 /* Disable all events */
1204 cb_writel(socket, CB_SOCKET_MASK, 0x0);
1205
1206 /* Set up the bridge regions.. */
1207 yenta_allocate_resources(socket);
1208
1209 socket->cb_irq = dev->irq;
1210
1211 /* Do we have special options for the device? */
1212 if (id->driver_data != CARDBUS_TYPE_DEFAULT &&
1213 id->driver_data < ARRAY_SIZE(cardbus_type)) {
1214 socket->type = &cardbus_type[id->driver_data];
1215
1216 ret = socket->type->override(socket);
1217 if (ret < 0)
1218 goto unmap;
1219 }
1220
1221 /* We must finish initialization here */
1222
1223 if (!socket->cb_irq || request_irq(socket->cb_irq, yenta_interrupt, IRQF_SHARED, "yenta", socket)) {
1224 /* No IRQ or request_irq failed. Poll */
1225 socket->cb_irq = 0; /* But zero is a valid IRQ number. */
1226 init_timer(&socket->poll_timer);
1227 socket->poll_timer.function = yenta_interrupt_wrapper;
1228 socket->poll_timer.data = (unsigned long)socket;
1229 socket->poll_timer.expires = jiffies + HZ;
1230 add_timer(&socket->poll_timer);
1231 dev_printk(KERN_INFO, &dev->dev,
1232 "no PCI IRQ, CardBus support disabled for this "
1233 "socket.\n");
1234 dev_printk(KERN_INFO, &dev->dev,
1235 "check your BIOS CardBus, BIOS IRQ or ACPI "
1236 "settings.\n");
1237 } else {
1238 socket->socket.features |= SS_CAP_CARDBUS;
1239 }
1240
1241 /* Figure out what the dang thing can do for the PCMCIA layer... */
1242 yenta_interrogate(socket);
1243 yenta_get_socket_capabilities(socket, isa_interrupts);
1244 dev_printk(KERN_INFO, &dev->dev,
1245 "Socket status: %08x\n", cb_readl(socket, CB_SOCKET_STATE));
1246
1247 yenta_fixup_parent_bridge(dev->subordinate);
1248
1249 /* Register it with the pcmcia layer.. */
1250 ret = pcmcia_register_socket(&socket->socket);
1251 if (ret == 0) {
1252 /* Add the yenta register attributes */
1253 ret = device_create_file(&dev->dev, &dev_attr_yenta_registers);
1254 if (ret == 0)
1255 goto out;
1256
1257 /* error path... */
1258 pcmcia_unregister_socket(&socket->socket);
1259 }
1260
1261 unmap:
1262 iounmap(socket->base);
1263 release:
1264 pci_release_regions(dev);
1265 disable:
1266 pci_disable_device(dev);
1267 free:
1268 kfree(socket);
1269 out:
1270 return ret;
1271 }
1272
1273 #ifdef CONFIG_PM
1274 static int yenta_dev_suspend_noirq(struct device *dev)
1275 {
1276 struct pci_dev *pdev = to_pci_dev(dev);
1277 struct yenta_socket *socket = pci_get_drvdata(pdev);
1278 int ret;
1279
1280 ret = pcmcia_socket_dev_suspend(dev);
1281
1282 if (!socket)
1283 return ret;
1284
1285 if (socket->type && socket->type->save_state)
1286 socket->type->save_state(socket);
1287
1288 pci_save_state(pdev);
1289 pci_read_config_dword(pdev, 16*4, &socket->saved_state[0]);
1290 pci_read_config_dword(pdev, 17*4, &socket->saved_state[1]);
1291 pci_disable_device(pdev);
1292
1293 /*
1294 * Some laptops (IBM T22) do not like us putting the Cardbus
1295 * bridge into D3. At a guess, some other laptop will
1296 * probably require this, so leave it commented out for now.
1297 */
1298 /* pci_set_power_state(dev, 3); */
1299
1300 return ret;
1301 }
1302
1303 static int yenta_dev_resume_noirq(struct device *dev)
1304 {
1305 struct pci_dev *pdev = to_pci_dev(dev);
1306 struct yenta_socket *socket = pci_get_drvdata(pdev);
1307 int ret;
1308
1309 if (!socket)
1310 return 0;
1311
1312 pci_write_config_dword(pdev, 16*4, socket->saved_state[0]);
1313 pci_write_config_dword(pdev, 17*4, socket->saved_state[1]);
1314
1315 ret = pci_enable_device(pdev);
1316 if (ret)
1317 return ret;
1318
1319 pci_set_master(pdev);
1320
1321 if (socket->type && socket->type->restore_state)
1322 socket->type->restore_state(socket);
1323
1324 pcmcia_socket_dev_early_resume(dev);
1325 return 0;
1326 }
1327
1328 static int yenta_dev_resume(struct device *dev)
1329 {
1330 pcmcia_socket_dev_late_resume(dev);
1331 return 0;
1332 }
1333
1334 static const struct dev_pm_ops yenta_pm_ops = {
1335 .suspend_noirq = yenta_dev_suspend_noirq,
1336 .resume_noirq = yenta_dev_resume_noirq,
1337 .resume = yenta_dev_resume,
1338 .freeze_noirq = yenta_dev_suspend_noirq,
1339 .thaw_noirq = yenta_dev_resume_noirq,
1340 .thaw = yenta_dev_resume,
1341 .poweroff_noirq = yenta_dev_suspend_noirq,
1342 .restore_noirq = yenta_dev_resume_noirq,
1343 .restore = yenta_dev_resume,
1344 };
1345
1346 #define YENTA_PM_OPS (&yenta_pm_ops)
1347 #else
1348 #define YENTA_PM_OPS NULL
1349 #endif
1350
1351 #define CB_ID(vend, dev, type) \
1352 { \
1353 .vendor = vend, \
1354 .device = dev, \
1355 .subvendor = PCI_ANY_ID, \
1356 .subdevice = PCI_ANY_ID, \
1357 .class = PCI_CLASS_BRIDGE_CARDBUS << 8, \
1358 .class_mask = ~0, \
1359 .driver_data = CARDBUS_TYPE_##type, \
1360 }
1361
1362 static struct pci_device_id yenta_table[] = {
1363 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1031, TI),
1364
1365 /*
1366 * TBD: Check if these TI variants can use more
1367 * advanced overrides instead. (I can't get the
1368 * data sheets for these devices. --rmk)
1369 */
1370 #ifdef CONFIG_YENTA_TI
1371 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1210, TI),
1372
1373 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1130, TI113X),
1374 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1131, TI113X),
1375
1376 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1211, TI12XX),
1377 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1220, TI12XX),
1378 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1221, TI12XX),
1379 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1225, TI12XX),
1380 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251A, TI12XX),
1381 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251B, TI12XX),
1382 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1420, TI12XX),
1383 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1450, TI12XX),
1384 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1451A, TI12XX),
1385 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1510, TI12XX),
1386 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1520, TI12XX),
1387 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1620, TI12XX),
1388 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4410, TI12XX),
1389 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4450, TI12XX),
1390 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4451, TI12XX),
1391 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4510, TI12XX),
1392 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4520, TI12XX),
1393
1394 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1250, TI1250),
1395 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1410, TI1250),
1396
1397 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX21_XX11, TI12XX),
1398 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X515, TI12XX),
1399 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX12, TI12XX),
1400 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X420, TI12XX),
1401 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X620, TI12XX),
1402 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7410, TI12XX),
1403 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7510, TI12XX),
1404 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7610, TI12XX),
1405
1406 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_710, TI12XX),
1407 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_712, TI12XX),
1408 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_720, TI12XX),
1409 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_722, TI12XX),
1410 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1211, ENE),
1411 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1225, ENE),
1412 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1410, ENE),
1413 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1420, ENE),
1414 #endif /* CONFIG_YENTA_TI */
1415
1416 #ifdef CONFIG_YENTA_RICOH
1417 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C465, RICOH),
1418 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C466, RICOH),
1419 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C475, RICOH),
1420 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, RICOH),
1421 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C478, RICOH),
1422 #endif
1423
1424 #ifdef CONFIG_YENTA_TOSHIBA
1425 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC95, TOPIC95),
1426 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC97, TOPIC97),
1427 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC100, TOPIC97),
1428 #endif
1429
1430 #ifdef CONFIG_YENTA_O2
1431 CB_ID(PCI_VENDOR_ID_O2, PCI_ANY_ID, O2MICRO),
1432 #endif
1433
1434 /* match any cardbus bridge */
1435 CB_ID(PCI_ANY_ID, PCI_ANY_ID, DEFAULT),
1436 { /* all zeroes */ }
1437 };
1438 MODULE_DEVICE_TABLE(pci, yenta_table);
1439
1440
1441 static struct pci_driver yenta_cardbus_driver = {
1442 .name = "yenta_cardbus",
1443 .id_table = yenta_table,
1444 .probe = yenta_probe,
1445 .remove = __devexit_p(yenta_close),
1446 .driver.pm = YENTA_PM_OPS,
1447 };
1448
1449
1450 static int __init yenta_socket_init(void)
1451 {
1452 return pci_register_driver(&yenta_cardbus_driver);
1453 }
1454
1455
1456 static void __exit yenta_socket_exit(void)
1457 {
1458 pci_unregister_driver(&yenta_cardbus_driver);
1459 }
1460
1461
1462 module_init(yenta_socket_init);
1463 module_exit(yenta_socket_exit);
1464
1465 MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.084079 seconds and 5 git commands to generate.