a99ca6a31a8857a694b3c0b0a886c345034e1611
[deliverable/linux.git] / drivers / pinctrl / bcm / Kconfig
1 #
2 # Broadcom pinctrl drivers
3 #
4
5 config PINCTRL_BCM281XX
6 bool "Broadcom BCM281xx pinctrl driver"
7 depends on OF && (ARCH_BCM_MOBILE || COMPILE_TEST)
8 select PINMUX
9 select PINCONF
10 select GENERIC_PINCONF
11 select REGMAP_MMIO
12 help
13 Say Y here to support Broadcom BCM281xx pinctrl driver, which is used
14 for the BCM281xx SoC family, including BCM11130, BCM11140, BCM11351,
15 BCM28145, and BCM28155 SoCs. This driver requires the pinctrl
16 framework. GPIO is provided by a separate GPIO driver.
17
18 config PINCTRL_BCM2835
19 bool
20 select PINMUX
21 select PINCONF
22
23 config PINCTRL_IPROC_GPIO
24 bool "Broadcom iProc GPIO (with PINCONF) driver"
25 depends on OF_GPIO && (ARCH_BCM_IPROC || COMPILE_TEST)
26 select GPIOLIB_IRQCHIP
27 select PINCONF
28 select GENERIC_PINCONF
29 default ARCH_BCM_IPROC
30 help
31 Say yes here to enable the Broadcom iProc GPIO driver.
32
33 The Broadcom iProc based SoCs- Cygnus, NS2, NSP and Stingray, use
34 same GPIO Controller IP hence this driver could be used for all.
35
36 The Broadcom Cygnus SoC has 3 GPIO controllers including the ASIU
37 GPIO controller (ASIU), the chipCommonG GPIO controller (CCM), and
38 the always-ON GPIO controller (CRMU/AON). All 3 GPIO controllers are
39 supported by this driver.
40
41 The Broadcom NSP has two GPIO controllers including the ChipcommonA
42 GPIO, the ChipcommonB GPIO. Later controller is supported by this
43 driver.
44
45 The Broadcom NS2 has two GPIO controller including the CRMU GPIO,
46 the ChipcommonG GPIO. Both controllers are supported by this driver.
47
48 The Broadcom Stingray GPIO controllers are supported by this driver.
49
50 All above SoCs GPIO controllers support basic PINCONF functions such
51 as bias pull up, pull down, and drive strength configurations, when
52 these pins are muxed to GPIO.
53
54 It provides the framework where pins from the individual GPIO can be
55 individually muxed to GPIO function, through interaction with the
56 SoCs IOMUX controller. This features could be used only on SoCs which
57 support individual pin muxing.
58
59 config PINCTRL_CYGNUS_MUX
60 bool "Broadcom Cygnus IOMUX driver"
61 depends on (ARCH_BCM_CYGNUS || COMPILE_TEST)
62 select PINMUX
63 select GENERIC_PINCONF
64 default ARCH_BCM_CYGNUS
65 help
66 Say yes here to enable the Broadcom Cygnus IOMUX driver.
67
68 The Broadcom Cygnus IOMUX driver supports group based IOMUX
69 configuration, with the exception that certain individual pins
70 can be overrided to GPIO function
71
72 config PINCTRL_NSP_GPIO
73 bool "Broadcom NSP GPIO (with PINCONF) driver"
74 depends on OF_GPIO && (ARCH_BCM_NSP || COMPILE_TEST)
75 select GPIOLIB_IRQCHIP
76 select PINCONF
77 select GENERIC_PINCONF
78 default ARCH_BCM_NSP
79 help
80 Say yes here to enable the Broadcom NSP GPIO driver.
81
82 The Broadcom Northstar Plus SoC ChipcommonA GPIO controller is
83 supported by this driver.
84
85 The ChipcommonA GPIO controller support basic PINCONF functions such
86 as bias pull up, pull down, and drive strength configurations, when
87 these pins are muxed to GPIO.
This page took 0.031754 seconds and 4 git commands to generate.