projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
qeth: clean up error handling
[deliverable/linux.git] / drivers / s390 / net / qeth_core_main.c
1 /*
2 * Copyright IBM Corp. 2007, 2009
3 * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
4 * Frank Pavlic <fpavlic@de.ibm.com>,
5 * Thomas Spatzier <tspat@de.ibm.com>,
6 * Frank Blaschka <frank.blaschka@de.ibm.com>
7 */
8
9 #define KMSG_COMPONENT "qeth"
10 #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
11
12 #include <linux/module.h>
13 #include <linux/moduleparam.h>
14 #include <linux/string.h>
15 #include <linux/errno.h>
16 #include <linux/kernel.h>
17 #include <linux/ip.h>
18 #include <linux/tcp.h>
19 #include <linux/mii.h>
20 #include <linux/kthread.h>
21 #include <linux/slab.h>
22 #include <net/iucv/af_iucv.h>
23 #include <net/dsfield.h>
24
25 #include <asm/ebcdic.h>
26 #include <asm/chpid.h>
27 #include <asm/io.h>
28 #include <asm/sysinfo.h>
29 #include <asm/compat.h>
30
31 #include "qeth_core.h"
32
33 struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
34 /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
35 /* N P A M L V H */
36 [QETH_DBF_SETUP] = {"qeth_setup",
37 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
38 [QETH_DBF_MSG] = {"qeth_msg", 8, 1, 11 * sizeof(long), 3,
39 &debug_sprintf_view, NULL},
40 [QETH_DBF_CTRL] = {"qeth_control",
41 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
42 };
43 EXPORT_SYMBOL_GPL(qeth_dbf);
44
45 struct qeth_card_list_struct qeth_core_card_list;
46 EXPORT_SYMBOL_GPL(qeth_core_card_list);
47 struct kmem_cache *qeth_core_header_cache;
48 EXPORT_SYMBOL_GPL(qeth_core_header_cache);
49 static struct kmem_cache *qeth_qdio_outbuf_cache;
50
51 static struct device *qeth_core_root_dev;
52 static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
53 static struct lock_class_key qdio_out_skb_queue_key;
54 static struct mutex qeth_mod_mutex;
55
56 static void qeth_send_control_data_cb(struct qeth_channel *,
57 struct qeth_cmd_buffer *);
58 static int qeth_issue_next_read(struct qeth_card *);
59 static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
60 static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
61 static void qeth_free_buffer_pool(struct qeth_card *);
62 static int qeth_qdio_establish(struct qeth_card *);
63 static void qeth_free_qdio_buffers(struct qeth_card *);
64 static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
65 struct qeth_qdio_out_buffer *buf,
66 enum iucv_tx_notify notification);
67 static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
68 static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
69 struct qeth_qdio_out_buffer *buf,
70 enum qeth_qdio_buffer_states newbufstate);
71 static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *, int);
72
73 struct workqueue_struct *qeth_wq;
74 EXPORT_SYMBOL_GPL(qeth_wq);
75
76 int qeth_card_hw_is_reachable(struct qeth_card *card)
77 {
78 return (card->state == CARD_STATE_SOFTSETUP) ||
79 (card->state == CARD_STATE_UP);
80 }
81 EXPORT_SYMBOL_GPL(qeth_card_hw_is_reachable);
82
83 static void qeth_close_dev_handler(struct work_struct *work)
84 {
85 struct qeth_card *card;
86
87 card = container_of(work, struct qeth_card, close_dev_work);
88 QETH_CARD_TEXT(card, 2, "cldevhdl");
89 rtnl_lock();
90 dev_close(card->dev);
91 rtnl_unlock();
92 ccwgroup_set_offline(card->gdev);
93 }
94
95 void qeth_close_dev(struct qeth_card *card)
96 {
97 QETH_CARD_TEXT(card, 2, "cldevsubm");
98 queue_work(qeth_wq, &card->close_dev_work);
99 }
100 EXPORT_SYMBOL_GPL(qeth_close_dev);
101
102 static inline const char *qeth_get_cardname(struct qeth_card *card)
103 {
104 if (card->info.guestlan) {
105 switch (card->info.type) {
106 case QETH_CARD_TYPE_OSD:
107 return " Virtual NIC QDIO";
108 case QETH_CARD_TYPE_IQD:
109 return " Virtual NIC Hiper";
110 case QETH_CARD_TYPE_OSM:
111 return " Virtual NIC QDIO - OSM";
112 case QETH_CARD_TYPE_OSX:
113 return " Virtual NIC QDIO - OSX";
114 default:
115 return " unknown";
116 }
117 } else {
118 switch (card->info.type) {
119 case QETH_CARD_TYPE_OSD:
120 return " OSD Express";
121 case QETH_CARD_TYPE_IQD:
122 return " HiperSockets";
123 case QETH_CARD_TYPE_OSN:
124 return " OSN QDIO";
125 case QETH_CARD_TYPE_OSM:
126 return " OSM QDIO";
127 case QETH_CARD_TYPE_OSX:
128 return " OSX QDIO";
129 default:
130 return " unknown";
131 }
132 }
133 return " n/a";
134 }
135
136 /* max length to be returned: 14 */
137 const char *qeth_get_cardname_short(struct qeth_card *card)
138 {
139 if (card->info.guestlan) {
140 switch (card->info.type) {
141 case QETH_CARD_TYPE_OSD:
142 return "Virt.NIC QDIO";
143 case QETH_CARD_TYPE_IQD:
144 return "Virt.NIC Hiper";
145 case QETH_CARD_TYPE_OSM:
146 return "Virt.NIC OSM";
147 case QETH_CARD_TYPE_OSX:
148 return "Virt.NIC OSX";
149 default:
150 return "unknown";
151 }
152 } else {
153 switch (card->info.type) {
154 case QETH_CARD_TYPE_OSD:
155 switch (card->info.link_type) {
156 case QETH_LINK_TYPE_FAST_ETH:
157 return "OSD_100";
158 case QETH_LINK_TYPE_HSTR:
159 return "HSTR";
160 case QETH_LINK_TYPE_GBIT_ETH:
161 return "OSD_1000";
162 case QETH_LINK_TYPE_10GBIT_ETH:
163 return "OSD_10GIG";
164 case QETH_LINK_TYPE_LANE_ETH100:
165 return "OSD_FE_LANE";
166 case QETH_LINK_TYPE_LANE_TR:
167 return "OSD_TR_LANE";
168 case QETH_LINK_TYPE_LANE_ETH1000:
169 return "OSD_GbE_LANE";
170 case QETH_LINK_TYPE_LANE:
171 return "OSD_ATM_LANE";
172 default:
173 return "OSD_Express";
174 }
175 case QETH_CARD_TYPE_IQD:
176 return "HiperSockets";
177 case QETH_CARD_TYPE_OSN:
178 return "OSN";
179 case QETH_CARD_TYPE_OSM:
180 return "OSM_1000";
181 case QETH_CARD_TYPE_OSX:
182 return "OSX_10GIG";
183 default:
184 return "unknown";
185 }
186 }
187 return "n/a";
188 }
189
190 void qeth_set_recovery_task(struct qeth_card *card)
191 {
192 card->recovery_task = current;
193 }
194 EXPORT_SYMBOL_GPL(qeth_set_recovery_task);
195
196 void qeth_clear_recovery_task(struct qeth_card *card)
197 {
198 card->recovery_task = NULL;
199 }
200 EXPORT_SYMBOL_GPL(qeth_clear_recovery_task);
201
202 static bool qeth_is_recovery_task(const struct qeth_card *card)
203 {
204 return card->recovery_task == current;
205 }
206
207 void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
208 int clear_start_mask)
209 {
210 unsigned long flags;
211
212 spin_lock_irqsave(&card->thread_mask_lock, flags);
213 card->thread_allowed_mask = threads;
214 if (clear_start_mask)
215 card->thread_start_mask &= threads;
216 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
217 wake_up(&card->wait_q);
218 }
219 EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
220
221 int qeth_threads_running(struct qeth_card *card, unsigned long threads)
222 {
223 unsigned long flags;
224 int rc = 0;
225
226 spin_lock_irqsave(&card->thread_mask_lock, flags);
227 rc = (card->thread_running_mask & threads);
228 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
229 return rc;
230 }
231 EXPORT_SYMBOL_GPL(qeth_threads_running);
232
233 int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
234 {
235 if (qeth_is_recovery_task(card))
236 return 0;
237 return wait_event_interruptible(card->wait_q,
238 qeth_threads_running(card, threads) == 0);
239 }
240 EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
241
242 void qeth_clear_working_pool_list(struct qeth_card *card)
243 {
244 struct qeth_buffer_pool_entry *pool_entry, *tmp;
245
246 QETH_CARD_TEXT(card, 5, "clwrklst");
247 list_for_each_entry_safe(pool_entry, tmp,
248 &card->qdio.in_buf_pool.entry_list, list){
249 list_del(&pool_entry->list);
250 }
251 }
252 EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
253
254 static int qeth_alloc_buffer_pool(struct qeth_card *card)
255 {
256 struct qeth_buffer_pool_entry *pool_entry;
257 void *ptr;
258 int i, j;
259
260 QETH_CARD_TEXT(card, 5, "alocpool");
261 for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
262 pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
263 if (!pool_entry) {
264 qeth_free_buffer_pool(card);
265 return -ENOMEM;
266 }
267 for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
268 ptr = (void *) __get_free_page(GFP_KERNEL);
269 if (!ptr) {
270 while (j > 0)
271 free_page((unsigned long)
272 pool_entry->elements[--j]);
273 kfree(pool_entry);
274 qeth_free_buffer_pool(card);
275 return -ENOMEM;
276 }
277 pool_entry->elements[j] = ptr;
278 }
279 list_add(&pool_entry->init_list,
280 &card->qdio.init_pool.entry_list);
281 }
282 return 0;
283 }
284
285 int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
286 {
287 QETH_CARD_TEXT(card, 2, "realcbp");
288
289 if ((card->state != CARD_STATE_DOWN) &&
290 (card->state != CARD_STATE_RECOVER))
291 return -EPERM;
292
293 /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
294 qeth_clear_working_pool_list(card);
295 qeth_free_buffer_pool(card);
296 card->qdio.in_buf_pool.buf_count = bufcnt;
297 card->qdio.init_pool.buf_count = bufcnt;
298 return qeth_alloc_buffer_pool(card);
299 }
300 EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
301
302 static void qeth_free_qdio_queue(struct qeth_qdio_q *q)
303 {
304 if (!q)
305 return;
306
307 qdio_free_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
308 kfree(q);
309 }
310
311 static struct qeth_qdio_q *qeth_alloc_qdio_queue(void)
312 {
313 struct qeth_qdio_q *q = kzalloc(sizeof(*q), GFP_KERNEL);
314 int i;
315
316 if (!q)
317 return NULL;
318
319 if (qdio_alloc_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q)) {
320 kfree(q);
321 return NULL;
322 }
323
324 for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
325 q->bufs[i].buffer = q->qdio_bufs[i];
326
327 QETH_DBF_HEX(SETUP, 2, &q, sizeof(void *));
328 return q;
329 }
330
331 static inline int qeth_cq_init(struct qeth_card *card)
332 {
333 int rc;
334
335 if (card->options.cq == QETH_CQ_ENABLED) {
336 QETH_DBF_TEXT(SETUP, 2, "cqinit");
337 qdio_reset_buffers(card->qdio.c_q->qdio_bufs,
338 QDIO_MAX_BUFFERS_PER_Q);
339 card->qdio.c_q->next_buf_to_init = 127;
340 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
341 card->qdio.no_in_queues - 1, 0,
342 127);
343 if (rc) {
344 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
345 goto out;
346 }
347 }
348 rc = 0;
349 out:
350 return rc;
351 }
352
353 static inline int qeth_alloc_cq(struct qeth_card *card)
354 {
355 int rc;
356
357 if (card->options.cq == QETH_CQ_ENABLED) {
358 int i;
359 struct qdio_outbuf_state *outbuf_states;
360
361 QETH_DBF_TEXT(SETUP, 2, "cqon");
362 card->qdio.c_q = qeth_alloc_qdio_queue();
363 if (!card->qdio.c_q) {
364 rc = -1;
365 goto kmsg_out;
366 }
367 card->qdio.no_in_queues = 2;
368 card->qdio.out_bufstates =
369 kzalloc(card->qdio.no_out_queues *
370 QDIO_MAX_BUFFERS_PER_Q *
371 sizeof(struct qdio_outbuf_state), GFP_KERNEL);
372 outbuf_states = card->qdio.out_bufstates;
373 if (outbuf_states == NULL) {
374 rc = -1;
375 goto free_cq_out;
376 }
377 for (i = 0; i < card->qdio.no_out_queues; ++i) {
378 card->qdio.out_qs[i]->bufstates = outbuf_states;
379 outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
380 }
381 } else {
382 QETH_DBF_TEXT(SETUP, 2, "nocq");
383 card->qdio.c_q = NULL;
384 card->qdio.no_in_queues = 1;
385 }
386 QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
387 rc = 0;
388 out:
389 return rc;
390 free_cq_out:
391 qeth_free_qdio_queue(card->qdio.c_q);
392 card->qdio.c_q = NULL;
393 kmsg_out:
394 dev_err(&card->gdev->dev, "Failed to create completion queue\n");
395 goto out;
396 }
397
398 static inline void qeth_free_cq(struct qeth_card *card)
399 {
400 if (card->qdio.c_q) {
401 --card->qdio.no_in_queues;
402 qeth_free_qdio_queue(card->qdio.c_q);
403 card->qdio.c_q = NULL;
404 }
405 kfree(card->qdio.out_bufstates);
406 card->qdio.out_bufstates = NULL;
407 }
408
409 static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
410 int delayed) {
411 enum iucv_tx_notify n;
412
413 switch (sbalf15) {
414 case 0:
415 n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
416 break;
417 case 4:
418 case 16:
419 case 17:
420 case 18:
421 n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
422 TX_NOTIFY_UNREACHABLE;
423 break;
424 default:
425 n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
426 TX_NOTIFY_GENERALERROR;
427 break;
428 }
429
430 return n;
431 }
432
433 static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
434 int bidx, int forced_cleanup)
435 {
436 if (q->card->options.cq != QETH_CQ_ENABLED)
437 return;
438
439 if (q->bufs[bidx]->next_pending != NULL) {
440 struct qeth_qdio_out_buffer *head = q->bufs[bidx];
441 struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
442
443 while (c) {
444 if (forced_cleanup ||
445 atomic_read(&c->state) ==
446 QETH_QDIO_BUF_HANDLED_DELAYED) {
447 struct qeth_qdio_out_buffer *f = c;
448 QETH_CARD_TEXT(f->q->card, 5, "fp");
449 QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
450 /* release here to avoid interleaving between
451 outbound tasklet and inbound tasklet
452 regarding notifications and lifecycle */
453 qeth_release_skbs(c);
454
455 c = f->next_pending;
456 WARN_ON_ONCE(head->next_pending != f);
457 head->next_pending = c;
458 kmem_cache_free(qeth_qdio_outbuf_cache, f);
459 } else {
460 head = c;
461 c = c->next_pending;
462 }
463
464 }
465 }
466 if (forced_cleanup && (atomic_read(&(q->bufs[bidx]->state)) ==
467 QETH_QDIO_BUF_HANDLED_DELAYED)) {
468 /* for recovery situations */
469 q->bufs[bidx]->aob = q->bufstates[bidx].aob;
470 qeth_init_qdio_out_buf(q, bidx);
471 QETH_CARD_TEXT(q->card, 2, "clprecov");
472 }
473 }
474
475
476 static inline void qeth_qdio_handle_aob(struct qeth_card *card,
477 unsigned long phys_aob_addr) {
478 struct qaob *aob;
479 struct qeth_qdio_out_buffer *buffer;
480 enum iucv_tx_notify notification;
481
482 aob = (struct qaob *) phys_to_virt(phys_aob_addr);
483 QETH_CARD_TEXT(card, 5, "haob");
484 QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
485 buffer = (struct qeth_qdio_out_buffer *) aob->user1;
486 QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
487
488 if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
489 QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
490 notification = TX_NOTIFY_OK;
491 } else {
492 WARN_ON_ONCE(atomic_read(&buffer->state) !=
493 QETH_QDIO_BUF_PENDING);
494 atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
495 notification = TX_NOTIFY_DELAYED_OK;
496 }
497
498 if (aob->aorc != 0) {
499 QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
500 notification = qeth_compute_cq_notification(aob->aorc, 1);
501 }
502 qeth_notify_skbs(buffer->q, buffer, notification);
503
504 buffer->aob = NULL;
505 qeth_clear_output_buffer(buffer->q, buffer,
506 QETH_QDIO_BUF_HANDLED_DELAYED);
507
508 /* from here on: do not touch buffer anymore */
509 qdio_release_aob(aob);
510 }
511
512 static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
513 {
514 return card->options.cq == QETH_CQ_ENABLED &&
515 card->qdio.c_q != NULL &&
516 queue != 0 &&
517 queue == card->qdio.no_in_queues - 1;
518 }
519
520
521 static int qeth_issue_next_read(struct qeth_card *card)
522 {
523 int rc;
524 struct qeth_cmd_buffer *iob;
525
526 QETH_CARD_TEXT(card, 5, "issnxrd");
527 if (card->read.state != CH_STATE_UP)
528 return -EIO;
529 iob = qeth_get_buffer(&card->read);
530 if (!iob) {
531 dev_warn(&card->gdev->dev, "The qeth device driver "
532 "failed to recover an error on the device\n");
533 QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
534 "available\n", dev_name(&card->gdev->dev));
535 return -ENOMEM;
536 }
537 qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
538 QETH_CARD_TEXT(card, 6, "noirqpnd");
539 rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
540 (addr_t) iob, 0, 0);
541 if (rc) {
542 QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
543 "rc=%i\n", dev_name(&card->gdev->dev), rc);
544 atomic_set(&card->read.irq_pending, 0);
545 card->read_or_write_problem = 1;
546 qeth_schedule_recovery(card);
547 wake_up(&card->wait_q);
548 }
549 return rc;
550 }
551
552 static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
553 {
554 struct qeth_reply *reply;
555
556 reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
557 if (reply) {
558 atomic_set(&reply->refcnt, 1);
559 atomic_set(&reply->received, 0);
560 reply->card = card;
561 }
562 return reply;
563 }
564
565 static void qeth_get_reply(struct qeth_reply *reply)
566 {
567 WARN_ON(atomic_read(&reply->refcnt) <= 0);
568 atomic_inc(&reply->refcnt);
569 }
570
571 static void qeth_put_reply(struct qeth_reply *reply)
572 {
573 WARN_ON(atomic_read(&reply->refcnt) <= 0);
574 if (atomic_dec_and_test(&reply->refcnt))
575 kfree(reply);
576 }
577
578 static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
579 struct qeth_card *card)
580 {
581 char *ipa_name;
582 int com = cmd->hdr.command;
583 ipa_name = qeth_get_ipa_cmd_name(com);
584 if (rc)
585 QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
586 "x%X \"%s\"\n",
587 ipa_name, com, dev_name(&card->gdev->dev),
588 QETH_CARD_IFNAME(card), rc,
589 qeth_get_ipa_msg(rc));
590 else
591 QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
592 ipa_name, com, dev_name(&card->gdev->dev),
593 QETH_CARD_IFNAME(card));
594 }
595
596 static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
597 struct qeth_cmd_buffer *iob)
598 {
599 struct qeth_ipa_cmd *cmd = NULL;
600
601 QETH_CARD_TEXT(card, 5, "chkipad");
602 if (IS_IPA(iob->data)) {
603 cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
604 if (IS_IPA_REPLY(cmd)) {
605 if (cmd->hdr.command != IPA_CMD_SETCCID &&
606 cmd->hdr.command != IPA_CMD_DELCCID &&
607 cmd->hdr.command != IPA_CMD_MODCCID &&
608 cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
609 qeth_issue_ipa_msg(cmd,
610 cmd->hdr.return_code, card);
611 return cmd;
612 } else {
613 switch (cmd->hdr.command) {
614 case IPA_CMD_STOPLAN:
615 if (cmd->hdr.return_code ==
616 IPA_RC_VEPA_TO_VEB_TRANSITION) {
617 dev_err(&card->gdev->dev,
618 "Interface %s is down because the "
619 "adjacent port is no longer in "
620 "reflective relay mode\n",
621 QETH_CARD_IFNAME(card));
622 qeth_close_dev(card);
623 } else {
624 dev_warn(&card->gdev->dev,
625 "The link for interface %s on CHPID"
626 " 0x%X failed\n",
627 QETH_CARD_IFNAME(card),
628 card->info.chpid);
629 qeth_issue_ipa_msg(cmd,
630 cmd->hdr.return_code, card);
631 }
632 card->lan_online = 0;
633 if (card->dev && netif_carrier_ok(card->dev))
634 netif_carrier_off(card->dev);
635 return NULL;
636 case IPA_CMD_STARTLAN:
637 dev_info(&card->gdev->dev,
638 "The link for %s on CHPID 0x%X has"
639 " been restored\n",
640 QETH_CARD_IFNAME(card),
641 card->info.chpid);
642 netif_carrier_on(card->dev);
643 card->lan_online = 1;
644 if (card->info.hwtrap)
645 card->info.hwtrap = 2;
646 qeth_schedule_recovery(card);
647 return NULL;
648 case IPA_CMD_SETBRIDGEPORT:
649 case IPA_CMD_ADDRESS_CHANGE_NOTIF:
650 if (card->discipline->control_event_handler
651 (card, cmd))
652 return cmd;
653 else
654 return NULL;
655 case IPA_CMD_MODCCID:
656 return cmd;
657 case IPA_CMD_REGISTER_LOCAL_ADDR:
658 QETH_CARD_TEXT(card, 3, "irla");
659 break;
660 case IPA_CMD_UNREGISTER_LOCAL_ADDR:
661 QETH_CARD_TEXT(card, 3, "urla");
662 break;
663 default:
664 QETH_DBF_MESSAGE(2, "Received data is IPA "
665 "but not a reply!\n");
666 break;
667 }
668 }
669 }
670 return cmd;
671 }
672
673 void qeth_clear_ipacmd_list(struct qeth_card *card)
674 {
675 struct qeth_reply *reply, *r;
676 unsigned long flags;
677
678 QETH_CARD_TEXT(card, 4, "clipalst");
679
680 spin_lock_irqsave(&card->lock, flags);
681 list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
682 qeth_get_reply(reply);
683 reply->rc = -EIO;
684 atomic_inc(&reply->received);
685 list_del_init(&reply->list);
686 wake_up(&reply->wait_q);
687 qeth_put_reply(reply);
688 }
689 spin_unlock_irqrestore(&card->lock, flags);
690 atomic_set(&card->write.irq_pending, 0);
691 }
692 EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
693
694 static int qeth_check_idx_response(struct qeth_card *card,
695 unsigned char *buffer)
696 {
697 if (!buffer)
698 return 0;
699
700 QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
701 if ((buffer[2] & 0xc0) == 0xc0) {
702 QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
703 "with cause code 0x%02x%s\n",
704 buffer[4],
705 ((buffer[4] == 0x22) ?
706 " -- try another portname" : ""));
707 QETH_CARD_TEXT(card, 2, "ckidxres");
708 QETH_CARD_TEXT(card, 2, " idxterm");
709 QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
710 if (buffer[4] == 0xf6) {
711 dev_err(&card->gdev->dev,
712 "The qeth device is not configured "
713 "for the OSI layer required by z/VM\n");
714 return -EPERM;
715 }
716 return -EIO;
717 }
718 return 0;
719 }
720
721 static struct qeth_card *CARD_FROM_CDEV(struct ccw_device *cdev)
722 {
723 struct qeth_card *card = dev_get_drvdata(&((struct ccwgroup_device *)
724 dev_get_drvdata(&cdev->dev))->dev);
725 return card;
726 }
727
728 static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
729 __u32 len)
730 {
731 struct qeth_card *card;
732
733 card = CARD_FROM_CDEV(channel->ccwdev);
734 QETH_CARD_TEXT(card, 4, "setupccw");
735 if (channel == &card->read)
736 memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
737 else
738 memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
739 channel->ccw.count = len;
740 channel->ccw.cda = (__u32) __pa(iob);
741 }
742
743 static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
744 {
745 __u8 index;
746
747 QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
748 index = channel->io_buf_no;
749 do {
750 if (channel->iob[index].state == BUF_STATE_FREE) {
751 channel->iob[index].state = BUF_STATE_LOCKED;
752 channel->io_buf_no = (channel->io_buf_no + 1) %
753 QETH_CMD_BUFFER_NO;
754 memset(channel->iob[index].data, 0, QETH_BUFSIZE);
755 return channel->iob + index;
756 }
757 index = (index + 1) % QETH_CMD_BUFFER_NO;
758 } while (index != channel->io_buf_no);
759
760 return NULL;
761 }
762
763 void qeth_release_buffer(struct qeth_channel *channel,
764 struct qeth_cmd_buffer *iob)
765 {
766 unsigned long flags;
767
768 QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
769 spin_lock_irqsave(&channel->iob_lock, flags);
770 memset(iob->data, 0, QETH_BUFSIZE);
771 iob->state = BUF_STATE_FREE;
772 iob->callback = qeth_send_control_data_cb;
773 iob->rc = 0;
774 spin_unlock_irqrestore(&channel->iob_lock, flags);
775 wake_up(&channel->wait_q);
776 }
777 EXPORT_SYMBOL_GPL(qeth_release_buffer);
778
779 static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
780 {
781 struct qeth_cmd_buffer *buffer = NULL;
782 unsigned long flags;
783
784 spin_lock_irqsave(&channel->iob_lock, flags);
785 buffer = __qeth_get_buffer(channel);
786 spin_unlock_irqrestore(&channel->iob_lock, flags);
787 return buffer;
788 }
789
790 struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
791 {
792 struct qeth_cmd_buffer *buffer;
793 wait_event(channel->wait_q,
794 ((buffer = qeth_get_buffer(channel)) != NULL));
795 return buffer;
796 }
797 EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
798
799 void qeth_clear_cmd_buffers(struct qeth_channel *channel)
800 {
801 int cnt;
802
803 for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
804 qeth_release_buffer(channel, &channel->iob[cnt]);
805 channel->buf_no = 0;
806 channel->io_buf_no = 0;
807 }
808 EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
809
810 static void qeth_send_control_data_cb(struct qeth_channel *channel,
811 struct qeth_cmd_buffer *iob)
812 {
813 struct qeth_card *card;
814 struct qeth_reply *reply, *r;
815 struct qeth_ipa_cmd *cmd;
816 unsigned long flags;
817 int keep_reply;
818 int rc = 0;
819
820 card = CARD_FROM_CDEV(channel->ccwdev);
821 QETH_CARD_TEXT(card, 4, "sndctlcb");
822 rc = qeth_check_idx_response(card, iob->data);
823 switch (rc) {
824 case 0:
825 break;
826 case -EIO:
827 qeth_clear_ipacmd_list(card);
828 qeth_schedule_recovery(card);
829 /* fall through */
830 default:
831 goto out;
832 }
833
834 cmd = qeth_check_ipa_data(card, iob);
835 if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
836 goto out;
837 /*in case of OSN : check if cmd is set */
838 if (card->info.type == QETH_CARD_TYPE_OSN &&
839 cmd &&
840 cmd->hdr.command != IPA_CMD_STARTLAN &&
841 card->osn_info.assist_cb != NULL) {
842 card->osn_info.assist_cb(card->dev, cmd);
843 goto out;
844 }
845
846 spin_lock_irqsave(&card->lock, flags);
847 list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
848 if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
849 ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
850 qeth_get_reply(reply);
851 list_del_init(&reply->list);
852 spin_unlock_irqrestore(&card->lock, flags);
853 keep_reply = 0;
854 if (reply->callback != NULL) {
855 if (cmd) {
856 reply->offset = (__u16)((char *)cmd -
857 (char *)iob->data);
858 keep_reply = reply->callback(card,
859 reply,
860 (unsigned long)cmd);
861 } else
862 keep_reply = reply->callback(card,
863 reply,
864 (unsigned long)iob);
865 }
866 if (cmd)
867 reply->rc = (u16) cmd->hdr.return_code;
868 else if (iob->rc)
869 reply->rc = iob->rc;
870 if (keep_reply) {
871 spin_lock_irqsave(&card->lock, flags);
872 list_add_tail(&reply->list,
873 &card->cmd_waiter_list);
874 spin_unlock_irqrestore(&card->lock, flags);
875 } else {
876 atomic_inc(&reply->received);
877 wake_up(&reply->wait_q);
878 }
879 qeth_put_reply(reply);
880 goto out;
881 }
882 }
883 spin_unlock_irqrestore(&card->lock, flags);
884 out:
885 memcpy(&card->seqno.pdu_hdr_ack,
886 QETH_PDU_HEADER_SEQ_NO(iob->data),
887 QETH_SEQ_NO_LENGTH);
888 qeth_release_buffer(channel, iob);
889 }
890
891 static int qeth_setup_channel(struct qeth_channel *channel)
892 {
893 int cnt;
894
895 QETH_DBF_TEXT(SETUP, 2, "setupch");
896 for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
897 channel->iob[cnt].data =
898 kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
899 if (channel->iob[cnt].data == NULL)
900 break;
901 channel->iob[cnt].state = BUF_STATE_FREE;
902 channel->iob[cnt].channel = channel;
903 channel->iob[cnt].callback = qeth_send_control_data_cb;
904 channel->iob[cnt].rc = 0;
905 }
906 if (cnt < QETH_CMD_BUFFER_NO) {
907 while (cnt-- > 0)
908 kfree(channel->iob[cnt].data);
909 return -ENOMEM;
910 }
911 channel->buf_no = 0;
912 channel->io_buf_no = 0;
913 atomic_set(&channel->irq_pending, 0);
914 spin_lock_init(&channel->iob_lock);
915
916 init_waitqueue_head(&channel->wait_q);
917 return 0;
918 }
919
920 static int qeth_set_thread_start_bit(struct qeth_card *card,
921 unsigned long thread)
922 {
923 unsigned long flags;
924
925 spin_lock_irqsave(&card->thread_mask_lock, flags);
926 if (!(card->thread_allowed_mask & thread) ||
927 (card->thread_start_mask & thread)) {
928 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
929 return -EPERM;
930 }
931 card->thread_start_mask |= thread;
932 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
933 return 0;
934 }
935
936 void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
937 {
938 unsigned long flags;
939
940 spin_lock_irqsave(&card->thread_mask_lock, flags);
941 card->thread_start_mask &= ~thread;
942 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
943 wake_up(&card->wait_q);
944 }
945 EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
946
947 void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
948 {
949 unsigned long flags;
950
951 spin_lock_irqsave(&card->thread_mask_lock, flags);
952 card->thread_running_mask &= ~thread;
953 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
954 wake_up(&card->wait_q);
955 }
956 EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
957
958 static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
959 {
960 unsigned long flags;
961 int rc = 0;
962
963 spin_lock_irqsave(&card->thread_mask_lock, flags);
964 if (card->thread_start_mask & thread) {
965 if ((card->thread_allowed_mask & thread) &&
966 !(card->thread_running_mask & thread)) {
967 rc = 1;
968 card->thread_start_mask &= ~thread;
969 card->thread_running_mask |= thread;
970 } else
971 rc = -EPERM;
972 }
973 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
974 return rc;
975 }
976
977 int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
978 {
979 int rc = 0;
980
981 wait_event(card->wait_q,
982 (rc = __qeth_do_run_thread(card, thread)) >= 0);
983 return rc;
984 }
985 EXPORT_SYMBOL_GPL(qeth_do_run_thread);
986
987 void qeth_schedule_recovery(struct qeth_card *card)
988 {
989 QETH_CARD_TEXT(card, 2, "startrec");
990 if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
991 schedule_work(&card->kernel_thread_starter);
992 }
993 EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
994
995 static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
996 {
997 int dstat, cstat;
998 char *sense;
999 struct qeth_card *card;
1000
1001 sense = (char *) irb->ecw;
1002 cstat = irb->scsw.cmd.cstat;
1003 dstat = irb->scsw.cmd.dstat;
1004 card = CARD_FROM_CDEV(cdev);
1005
1006 if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
1007 SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
1008 SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
1009 QETH_CARD_TEXT(card, 2, "CGENCHK");
1010 dev_warn(&cdev->dev, "The qeth device driver "
1011 "failed to recover an error on the device\n");
1012 QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
1013 dev_name(&cdev->dev), dstat, cstat);
1014 print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
1015 16, 1, irb, 64, 1);
1016 return 1;
1017 }
1018
1019 if (dstat & DEV_STAT_UNIT_CHECK) {
1020 if (sense[SENSE_RESETTING_EVENT_BYTE] &
1021 SENSE_RESETTING_EVENT_FLAG) {
1022 QETH_CARD_TEXT(card, 2, "REVIND");
1023 return 1;
1024 }
1025 if (sense[SENSE_COMMAND_REJECT_BYTE] &
1026 SENSE_COMMAND_REJECT_FLAG) {
1027 QETH_CARD_TEXT(card, 2, "CMDREJi");
1028 return 1;
1029 }
1030 if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
1031 QETH_CARD_TEXT(card, 2, "AFFE");
1032 return 1;
1033 }
1034 if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
1035 QETH_CARD_TEXT(card, 2, "ZEROSEN");
1036 return 0;
1037 }
1038 QETH_CARD_TEXT(card, 2, "DGENCHK");
1039 return 1;
1040 }
1041 return 0;
1042 }
1043
1044 static long __qeth_check_irb_error(struct ccw_device *cdev,
1045 unsigned long intparm, struct irb *irb)
1046 {
1047 struct qeth_card *card;
1048
1049 card = CARD_FROM_CDEV(cdev);
1050
1051 if (!card || !IS_ERR(irb))
1052 return 0;
1053
1054 switch (PTR_ERR(irb)) {
1055 case -EIO:
1056 QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
1057 dev_name(&cdev->dev));
1058 QETH_CARD_TEXT(card, 2, "ckirberr");
1059 QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
1060 break;
1061 case -ETIMEDOUT:
1062 dev_warn(&cdev->dev, "A hardware operation timed out"
1063 " on the device\n");
1064 QETH_CARD_TEXT(card, 2, "ckirberr");
1065 QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
1066 if (intparm == QETH_RCD_PARM) {
1067 if (card->data.ccwdev == cdev) {
1068 card->data.state = CH_STATE_DOWN;
1069 wake_up(&card->wait_q);
1070 }
1071 }
1072 break;
1073 default:
1074 QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
1075 dev_name(&cdev->dev), PTR_ERR(irb));
1076 QETH_CARD_TEXT(card, 2, "ckirberr");
1077 QETH_CARD_TEXT(card, 2, " rc???");
1078 }
1079 return PTR_ERR(irb);
1080 }
1081
1082 static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
1083 struct irb *irb)
1084 {
1085 int rc;
1086 int cstat, dstat;
1087 struct qeth_cmd_buffer *buffer;
1088 struct qeth_channel *channel;
1089 struct qeth_card *card;
1090 struct qeth_cmd_buffer *iob;
1091 __u8 index;
1092
1093 if (__qeth_check_irb_error(cdev, intparm, irb))
1094 return;
1095 cstat = irb->scsw.cmd.cstat;
1096 dstat = irb->scsw.cmd.dstat;
1097
1098 card = CARD_FROM_CDEV(cdev);
1099 if (!card)
1100 return;
1101
1102 QETH_CARD_TEXT(card, 5, "irq");
1103
1104 if (card->read.ccwdev == cdev) {
1105 channel = &card->read;
1106 QETH_CARD_TEXT(card, 5, "read");
1107 } else if (card->write.ccwdev == cdev) {
1108 channel = &card->write;
1109 QETH_CARD_TEXT(card, 5, "write");
1110 } else {
1111 channel = &card->data;
1112 QETH_CARD_TEXT(card, 5, "data");
1113 }
1114 atomic_set(&channel->irq_pending, 0);
1115
1116 if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
1117 channel->state = CH_STATE_STOPPED;
1118
1119 if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
1120 channel->state = CH_STATE_HALTED;
1121
1122 /*let's wake up immediately on data channel*/
1123 if ((channel == &card->data) && (intparm != 0) &&
1124 (intparm != QETH_RCD_PARM))
1125 goto out;
1126
1127 if (intparm == QETH_CLEAR_CHANNEL_PARM) {
1128 QETH_CARD_TEXT(card, 6, "clrchpar");
1129 /* we don't have to handle this further */
1130 intparm = 0;
1131 }
1132 if (intparm == QETH_HALT_CHANNEL_PARM) {
1133 QETH_CARD_TEXT(card, 6, "hltchpar");
1134 /* we don't have to handle this further */
1135 intparm = 0;
1136 }
1137 if ((dstat & DEV_STAT_UNIT_EXCEP) ||
1138 (dstat & DEV_STAT_UNIT_CHECK) ||
1139 (cstat)) {
1140 if (irb->esw.esw0.erw.cons) {
1141 dev_warn(&channel->ccwdev->dev,
1142 "The qeth device driver failed to recover "
1143 "an error on the device\n");
1144 QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
1145 "0x%X dstat 0x%X\n",
1146 dev_name(&channel->ccwdev->dev), cstat, dstat);
1147 print_hex_dump(KERN_WARNING, "qeth: irb ",
1148 DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
1149 print_hex_dump(KERN_WARNING, "qeth: sense data ",
1150 DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
1151 }
1152 if (intparm == QETH_RCD_PARM) {
1153 channel->state = CH_STATE_DOWN;
1154 goto out;
1155 }
1156 rc = qeth_get_problem(cdev, irb);
1157 if (rc) {
1158 qeth_clear_ipacmd_list(card);
1159 qeth_schedule_recovery(card);
1160 goto out;
1161 }
1162 }
1163
1164 if (intparm == QETH_RCD_PARM) {
1165 channel->state = CH_STATE_RCD_DONE;
1166 goto out;
1167 }
1168 if (intparm) {
1169 buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
1170 buffer->state = BUF_STATE_PROCESSED;
1171 }
1172 if (channel == &card->data)
1173 return;
1174 if (channel == &card->read &&
1175 channel->state == CH_STATE_UP)
1176 qeth_issue_next_read(card);
1177
1178 iob = channel->iob;
1179 index = channel->buf_no;
1180 while (iob[index].state == BUF_STATE_PROCESSED) {
1181 if (iob[index].callback != NULL)
1182 iob[index].callback(channel, iob + index);
1183
1184 index = (index + 1) % QETH_CMD_BUFFER_NO;
1185 }
1186 channel->buf_no = index;
1187 out:
1188 wake_up(&card->wait_q);
1189 return;
1190 }
1191
1192 static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
1193 struct qeth_qdio_out_buffer *buf,
1194 enum iucv_tx_notify notification)
1195 {
1196 struct sk_buff *skb;
1197
1198 if (skb_queue_empty(&buf->skb_list))
1199 goto out;
1200 skb = skb_peek(&buf->skb_list);
1201 while (skb) {
1202 QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
1203 QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
1204 if (skb->protocol == ETH_P_AF_IUCV) {
1205 if (skb->sk) {
1206 struct iucv_sock *iucv = iucv_sk(skb->sk);
1207 iucv->sk_txnotify(skb, notification);
1208 }
1209 }
1210 if (skb_queue_is_last(&buf->skb_list, skb))
1211 skb = NULL;
1212 else
1213 skb = skb_queue_next(&buf->skb_list, skb);
1214 }
1215 out:
1216 return;
1217 }
1218
1219 static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
1220 {
1221 struct sk_buff *skb;
1222 struct iucv_sock *iucv;
1223 int notify_general_error = 0;
1224
1225 if (atomic_read(&buf->state) == QETH_QDIO_BUF_PENDING)
1226 notify_general_error = 1;
1227
1228 /* release may never happen from within CQ tasklet scope */
1229 WARN_ON_ONCE(atomic_read(&buf->state) == QETH_QDIO_BUF_IN_CQ);
1230
1231 skb = skb_dequeue(&buf->skb_list);
1232 while (skb) {
1233 QETH_CARD_TEXT(buf->q->card, 5, "skbr");
1234 QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
1235 if (notify_general_error && skb->protocol == ETH_P_AF_IUCV) {
1236 if (skb->sk) {
1237 iucv = iucv_sk(skb->sk);
1238 iucv->sk_txnotify(skb, TX_NOTIFY_GENERALERROR);
1239 }
1240 }
1241 atomic_dec(&skb->users);
1242 dev_kfree_skb_any(skb);
1243 skb = skb_dequeue(&buf->skb_list);
1244 }
1245 }
1246
1247 static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
1248 struct qeth_qdio_out_buffer *buf,
1249 enum qeth_qdio_buffer_states newbufstate)
1250 {
1251 int i;
1252
1253 /* is PCI flag set on buffer? */
1254 if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
1255 atomic_dec(&queue->set_pci_flags_count);
1256
1257 if (newbufstate == QETH_QDIO_BUF_EMPTY) {
1258 qeth_release_skbs(buf);
1259 }
1260 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
1261 if (buf->buffer->element[i].addr && buf->is_header[i])
1262 kmem_cache_free(qeth_core_header_cache,
1263 buf->buffer->element[i].addr);
1264 buf->is_header[i] = 0;
1265 buf->buffer->element[i].length = 0;
1266 buf->buffer->element[i].addr = NULL;
1267 buf->buffer->element[i].eflags = 0;
1268 buf->buffer->element[i].sflags = 0;
1269 }
1270 buf->buffer->element[15].eflags = 0;
1271 buf->buffer->element[15].sflags = 0;
1272 buf->next_element_to_fill = 0;
1273 atomic_set(&buf->state, newbufstate);
1274 }
1275
1276 static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
1277 {
1278 int j;
1279
1280 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
1281 if (!q->bufs[j])
1282 continue;
1283 qeth_cleanup_handled_pending(q, j, 1);
1284 qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
1285 if (free) {
1286 kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
1287 q->bufs[j] = NULL;
1288 }
1289 }
1290 }
1291
1292 void qeth_clear_qdio_buffers(struct qeth_card *card)
1293 {
1294 int i;
1295
1296 QETH_CARD_TEXT(card, 2, "clearqdbf");
1297 /* clear outbound buffers to free skbs */
1298 for (i = 0; i < card->qdio.no_out_queues; ++i) {
1299 if (card->qdio.out_qs[i]) {
1300 qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
1301 }
1302 }
1303 }
1304 EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
1305
1306 static void qeth_free_buffer_pool(struct qeth_card *card)
1307 {
1308 struct qeth_buffer_pool_entry *pool_entry, *tmp;
1309 int i = 0;
1310 list_for_each_entry_safe(pool_entry, tmp,
1311 &card->qdio.init_pool.entry_list, init_list){
1312 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
1313 free_page((unsigned long)pool_entry->elements[i]);
1314 list_del(&pool_entry->init_list);
1315 kfree(pool_entry);
1316 }
1317 }
1318
1319 static void qeth_clean_channel(struct qeth_channel *channel)
1320 {
1321 int cnt;
1322
1323 QETH_DBF_TEXT(SETUP, 2, "freech");
1324 for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
1325 kfree(channel->iob[cnt].data);
1326 }
1327
1328 static void qeth_set_single_write_queues(struct qeth_card *card)
1329 {
1330 if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
1331 (card->qdio.no_out_queues == 4))
1332 qeth_free_qdio_buffers(card);
1333
1334 card->qdio.no_out_queues = 1;
1335 if (card->qdio.default_out_queue != 0)
1336 dev_info(&card->gdev->dev, "Priority Queueing not supported\n");
1337
1338 card->qdio.default_out_queue = 0;
1339 }
1340
1341 static void qeth_set_multiple_write_queues(struct qeth_card *card)
1342 {
1343 if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
1344 (card->qdio.no_out_queues == 1)) {
1345 qeth_free_qdio_buffers(card);
1346 card->qdio.default_out_queue = 2;
1347 }
1348 card->qdio.no_out_queues = 4;
1349 }
1350
1351 static void qeth_update_from_chp_desc(struct qeth_card *card)
1352 {
1353 struct ccw_device *ccwdev;
1354 struct channel_path_desc *chp_dsc;
1355
1356 QETH_DBF_TEXT(SETUP, 2, "chp_desc");
1357
1358 ccwdev = card->data.ccwdev;
1359 chp_dsc = ccw_device_get_chp_desc(ccwdev, 0);
1360 if (!chp_dsc)
1361 goto out;
1362
1363 card->info.func_level = 0x4100 + chp_dsc->desc;
1364 if (card->info.type == QETH_CARD_TYPE_IQD)
1365 goto out;
1366
1367 /* CHPP field bit 6 == 1 -> single queue */
1368 if ((chp_dsc->chpp & 0x02) == 0x02)
1369 qeth_set_single_write_queues(card);
1370 else
1371 qeth_set_multiple_write_queues(card);
1372 out:
1373 kfree(chp_dsc);
1374 QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
1375 QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
1376 }
1377
1378 static void qeth_init_qdio_info(struct qeth_card *card)
1379 {
1380 QETH_DBF_TEXT(SETUP, 4, "intqdinf");
1381 atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
1382 /* inbound */
1383 card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
1384 if (card->info.type == QETH_CARD_TYPE_IQD)
1385 card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
1386 else
1387 card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
1388 card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
1389 INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
1390 INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
1391 }
1392
1393 static void qeth_set_intial_options(struct qeth_card *card)
1394 {
1395 card->options.route4.type = NO_ROUTER;
1396 card->options.route6.type = NO_ROUTER;
1397 card->options.fake_broadcast = 0;
1398 card->options.add_hhlen = DEFAULT_ADD_HHLEN;
1399 card->options.performance_stats = 0;
1400 card->options.rx_sg_cb = QETH_RX_SG_CB;
1401 card->options.isolation = ISOLATION_MODE_NONE;
1402 card->options.cq = QETH_CQ_DISABLED;
1403 }
1404
1405 static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
1406 {
1407 unsigned long flags;
1408 int rc = 0;
1409
1410 spin_lock_irqsave(&card->thread_mask_lock, flags);
1411 QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
1412 (u8) card->thread_start_mask,
1413 (u8) card->thread_allowed_mask,
1414 (u8) card->thread_running_mask);
1415 rc = (card->thread_start_mask & thread);
1416 spin_unlock_irqrestore(&card->thread_mask_lock, flags);
1417 return rc;
1418 }
1419
1420 static void qeth_start_kernel_thread(struct work_struct *work)
1421 {
1422 struct task_struct *ts;
1423 struct qeth_card *card = container_of(work, struct qeth_card,
1424 kernel_thread_starter);
1425 QETH_CARD_TEXT(card , 2, "strthrd");
1426
1427 if (card->read.state != CH_STATE_UP &&
1428 card->write.state != CH_STATE_UP)
1429 return;
1430 if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
1431 ts = kthread_run(card->discipline->recover, (void *)card,
1432 "qeth_recover");
1433 if (IS_ERR(ts)) {
1434 qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
1435 qeth_clear_thread_running_bit(card,
1436 QETH_RECOVER_THREAD);
1437 }
1438 }
1439 }
1440
1441 static void qeth_buffer_reclaim_work(struct work_struct *);
1442 static int qeth_setup_card(struct qeth_card *card)
1443 {
1444
1445 QETH_DBF_TEXT(SETUP, 2, "setupcrd");
1446 QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
1447
1448 card->read.state = CH_STATE_DOWN;
1449 card->write.state = CH_STATE_DOWN;
1450 card->data.state = CH_STATE_DOWN;
1451 card->state = CARD_STATE_DOWN;
1452 card->lan_online = 0;
1453 card->read_or_write_problem = 0;
1454 card->dev = NULL;
1455 spin_lock_init(&card->vlanlock);
1456 spin_lock_init(&card->mclock);
1457 spin_lock_init(&card->lock);
1458 spin_lock_init(&card->ip_lock);
1459 spin_lock_init(&card->thread_mask_lock);
1460 mutex_init(&card->conf_mutex);
1461 mutex_init(&card->discipline_mutex);
1462 card->thread_start_mask = 0;
1463 card->thread_allowed_mask = 0;
1464 card->thread_running_mask = 0;
1465 INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
1466 INIT_LIST_HEAD(&card->ip_list);
1467 INIT_LIST_HEAD(card->ip_tbd_list);
1468 INIT_LIST_HEAD(&card->cmd_waiter_list);
1469 init_waitqueue_head(&card->wait_q);
1470 /* initial options */
1471 qeth_set_intial_options(card);
1472 /* IP address takeover */
1473 INIT_LIST_HEAD(&card->ipato.entries);
1474 card->ipato.enabled = 0;
1475 card->ipato.invert4 = 0;
1476 card->ipato.invert6 = 0;
1477 /* init QDIO stuff */
1478 qeth_init_qdio_info(card);
1479 INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
1480 INIT_WORK(&card->close_dev_work, qeth_close_dev_handler);
1481 return 0;
1482 }
1483
1484 static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
1485 {
1486 struct qeth_card *card = container_of(slr, struct qeth_card,
1487 qeth_service_level);
1488 if (card->info.mcl_level[0])
1489 seq_printf(m, "qeth: %s firmware level %s\n",
1490 CARD_BUS_ID(card), card->info.mcl_level);
1491 }
1492
1493 static struct qeth_card *qeth_alloc_card(void)
1494 {
1495 struct qeth_card *card;
1496
1497 QETH_DBF_TEXT(SETUP, 2, "alloccrd");
1498 card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
1499 if (!card)
1500 goto out;
1501 QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
1502 card->ip_tbd_list = kzalloc(sizeof(struct list_head), GFP_KERNEL);
1503 if (!card->ip_tbd_list) {
1504 QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
1505 goto out_card;
1506 }
1507 if (qeth_setup_channel(&card->read))
1508 goto out_ip;
1509 if (qeth_setup_channel(&card->write))
1510 goto out_channel;
1511 card->options.layer2 = -1;
1512 card->qeth_service_level.seq_print = qeth_core_sl_print;
1513 register_service_level(&card->qeth_service_level);
1514 return card;
1515
1516 out_channel:
1517 qeth_clean_channel(&card->read);
1518 out_ip:
1519 kfree(card->ip_tbd_list);
1520 out_card:
1521 kfree(card);
1522 out:
1523 return NULL;
1524 }
1525
1526 static int qeth_determine_card_type(struct qeth_card *card)
1527 {
1528 int i = 0;
1529
1530 QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
1531
1532 card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
1533 card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
1534 while (known_devices[i][QETH_DEV_MODEL_IND]) {
1535 if ((CARD_RDEV(card)->id.dev_type ==
1536 known_devices[i][QETH_DEV_TYPE_IND]) &&
1537 (CARD_RDEV(card)->id.dev_model ==
1538 known_devices[i][QETH_DEV_MODEL_IND])) {
1539 card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
1540 card->qdio.no_out_queues =
1541 known_devices[i][QETH_QUEUE_NO_IND];
1542 card->qdio.no_in_queues = 1;
1543 card->info.is_multicast_different =
1544 known_devices[i][QETH_MULTICAST_IND];
1545 qeth_update_from_chp_desc(card);
1546 return 0;
1547 }
1548 i++;
1549 }
1550 card->info.type = QETH_CARD_TYPE_UNKNOWN;
1551 dev_err(&card->gdev->dev, "The adapter hardware is of an "
1552 "unknown type\n");
1553 return -ENOENT;
1554 }
1555
1556 static int qeth_clear_channel(struct qeth_channel *channel)
1557 {
1558 unsigned long flags;
1559 struct qeth_card *card;
1560 int rc;
1561
1562 card = CARD_FROM_CDEV(channel->ccwdev);
1563 QETH_CARD_TEXT(card, 3, "clearch");
1564 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1565 rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
1566 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1567
1568 if (rc)
1569 return rc;
1570 rc = wait_event_interruptible_timeout(card->wait_q,
1571 channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
1572 if (rc == -ERESTARTSYS)
1573 return rc;
1574 if (channel->state != CH_STATE_STOPPED)
1575 return -ETIME;
1576 channel->state = CH_STATE_DOWN;
1577 return 0;
1578 }
1579
1580 static int qeth_halt_channel(struct qeth_channel *channel)
1581 {
1582 unsigned long flags;
1583 struct qeth_card *card;
1584 int rc;
1585
1586 card = CARD_FROM_CDEV(channel->ccwdev);
1587 QETH_CARD_TEXT(card, 3, "haltch");
1588 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1589 rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
1590 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1591
1592 if (rc)
1593 return rc;
1594 rc = wait_event_interruptible_timeout(card->wait_q,
1595 channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
1596 if (rc == -ERESTARTSYS)
1597 return rc;
1598 if (channel->state != CH_STATE_HALTED)
1599 return -ETIME;
1600 return 0;
1601 }
1602
1603 static int qeth_halt_channels(struct qeth_card *card)
1604 {
1605 int rc1 = 0, rc2 = 0, rc3 = 0;
1606
1607 QETH_CARD_TEXT(card, 3, "haltchs");
1608 rc1 = qeth_halt_channel(&card->read);
1609 rc2 = qeth_halt_channel(&card->write);
1610 rc3 = qeth_halt_channel(&card->data);
1611 if (rc1)
1612 return rc1;
1613 if (rc2)
1614 return rc2;
1615 return rc3;
1616 }
1617
1618 static int qeth_clear_channels(struct qeth_card *card)
1619 {
1620 int rc1 = 0, rc2 = 0, rc3 = 0;
1621
1622 QETH_CARD_TEXT(card, 3, "clearchs");
1623 rc1 = qeth_clear_channel(&card->read);
1624 rc2 = qeth_clear_channel(&card->write);
1625 rc3 = qeth_clear_channel(&card->data);
1626 if (rc1)
1627 return rc1;
1628 if (rc2)
1629 return rc2;
1630 return rc3;
1631 }
1632
1633 static int qeth_clear_halt_card(struct qeth_card *card, int halt)
1634 {
1635 int rc = 0;
1636
1637 QETH_CARD_TEXT(card, 3, "clhacrd");
1638
1639 if (halt)
1640 rc = qeth_halt_channels(card);
1641 if (rc)
1642 return rc;
1643 return qeth_clear_channels(card);
1644 }
1645
1646 int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
1647 {
1648 int rc = 0;
1649
1650 QETH_CARD_TEXT(card, 3, "qdioclr");
1651 switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
1652 QETH_QDIO_CLEANING)) {
1653 case QETH_QDIO_ESTABLISHED:
1654 if (card->info.type == QETH_CARD_TYPE_IQD)
1655 rc = qdio_shutdown(CARD_DDEV(card),
1656 QDIO_FLAG_CLEANUP_USING_HALT);
1657 else
1658 rc = qdio_shutdown(CARD_DDEV(card),
1659 QDIO_FLAG_CLEANUP_USING_CLEAR);
1660 if (rc)
1661 QETH_CARD_TEXT_(card, 3, "1err%d", rc);
1662 atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
1663 break;
1664 case QETH_QDIO_CLEANING:
1665 return rc;
1666 default:
1667 break;
1668 }
1669 rc = qeth_clear_halt_card(card, use_halt);
1670 if (rc)
1671 QETH_CARD_TEXT_(card, 3, "2err%d", rc);
1672 card->state = CARD_STATE_DOWN;
1673 return rc;
1674 }
1675 EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
1676
1677 static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
1678 int *length)
1679 {
1680 struct ciw *ciw;
1681 char *rcd_buf;
1682 int ret;
1683 struct qeth_channel *channel = &card->data;
1684 unsigned long flags;
1685
1686 /*
1687 * scan for RCD command in extended SenseID data
1688 */
1689 ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
1690 if (!ciw || ciw->cmd == 0)
1691 return -EOPNOTSUPP;
1692 rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
1693 if (!rcd_buf)
1694 return -ENOMEM;
1695
1696 channel->ccw.cmd_code = ciw->cmd;
1697 channel->ccw.cda = (__u32) __pa(rcd_buf);
1698 channel->ccw.count = ciw->count;
1699 channel->ccw.flags = CCW_FLAG_SLI;
1700 channel->state = CH_STATE_RCD;
1701 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1702 ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
1703 QETH_RCD_PARM, LPM_ANYPATH, 0,
1704 QETH_RCD_TIMEOUT);
1705 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1706 if (!ret)
1707 wait_event(card->wait_q,
1708 (channel->state == CH_STATE_RCD_DONE ||
1709 channel->state == CH_STATE_DOWN));
1710 if (channel->state == CH_STATE_DOWN)
1711 ret = -EIO;
1712 else
1713 channel->state = CH_STATE_DOWN;
1714 if (ret) {
1715 kfree(rcd_buf);
1716 *buffer = NULL;
1717 *length = 0;
1718 } else {
1719 *length = ciw->count;
1720 *buffer = rcd_buf;
1721 }
1722 return ret;
1723 }
1724
1725 static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
1726 {
1727 QETH_DBF_TEXT(SETUP, 2, "cfgunit");
1728 card->info.chpid = prcd[30];
1729 card->info.unit_addr2 = prcd[31];
1730 card->info.cula = prcd[63];
1731 card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
1732 (prcd[0x11] == _ascebc['M']));
1733 }
1734
1735 static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
1736 {
1737 QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
1738
1739 if (prcd[74] == 0xF0 && prcd[75] == 0xF0 &&
1740 prcd[76] >= 0xF1 && prcd[76] <= 0xF4) {
1741 card->info.blkt.time_total = 0;
1742 card->info.blkt.inter_packet = 0;
1743 card->info.blkt.inter_packet_jumbo = 0;
1744 } else {
1745 card->info.blkt.time_total = 250;
1746 card->info.blkt.inter_packet = 5;
1747 card->info.blkt.inter_packet_jumbo = 15;
1748 }
1749 }
1750
1751 static void qeth_init_tokens(struct qeth_card *card)
1752 {
1753 card->token.issuer_rm_w = 0x00010103UL;
1754 card->token.cm_filter_w = 0x00010108UL;
1755 card->token.cm_connection_w = 0x0001010aUL;
1756 card->token.ulp_filter_w = 0x0001010bUL;
1757 card->token.ulp_connection_w = 0x0001010dUL;
1758 }
1759
1760 static void qeth_init_func_level(struct qeth_card *card)
1761 {
1762 switch (card->info.type) {
1763 case QETH_CARD_TYPE_IQD:
1764 card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
1765 break;
1766 case QETH_CARD_TYPE_OSD:
1767 case QETH_CARD_TYPE_OSN:
1768 card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
1769 break;
1770 default:
1771 break;
1772 }
1773 }
1774
1775 static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
1776 void (*idx_reply_cb)(struct qeth_channel *,
1777 struct qeth_cmd_buffer *))
1778 {
1779 struct qeth_cmd_buffer *iob;
1780 unsigned long flags;
1781 int rc;
1782 struct qeth_card *card;
1783
1784 QETH_DBF_TEXT(SETUP, 2, "idxanswr");
1785 card = CARD_FROM_CDEV(channel->ccwdev);
1786 iob = qeth_get_buffer(channel);
1787 iob->callback = idx_reply_cb;
1788 memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
1789 channel->ccw.count = QETH_BUFSIZE;
1790 channel->ccw.cda = (__u32) __pa(iob->data);
1791
1792 wait_event(card->wait_q,
1793 atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
1794 QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
1795 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1796 rc = ccw_device_start(channel->ccwdev,
1797 &channel->ccw, (addr_t) iob, 0, 0);
1798 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1799
1800 if (rc) {
1801 QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
1802 QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
1803 atomic_set(&channel->irq_pending, 0);
1804 wake_up(&card->wait_q);
1805 return rc;
1806 }
1807 rc = wait_event_interruptible_timeout(card->wait_q,
1808 channel->state == CH_STATE_UP, QETH_TIMEOUT);
1809 if (rc == -ERESTARTSYS)
1810 return rc;
1811 if (channel->state != CH_STATE_UP) {
1812 rc = -ETIME;
1813 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
1814 qeth_clear_cmd_buffers(channel);
1815 } else
1816 rc = 0;
1817 return rc;
1818 }
1819
1820 static int qeth_idx_activate_channel(struct qeth_channel *channel,
1821 void (*idx_reply_cb)(struct qeth_channel *,
1822 struct qeth_cmd_buffer *))
1823 {
1824 struct qeth_card *card;
1825 struct qeth_cmd_buffer *iob;
1826 unsigned long flags;
1827 __u16 temp;
1828 __u8 tmp;
1829 int rc;
1830 struct ccw_dev_id temp_devid;
1831
1832 card = CARD_FROM_CDEV(channel->ccwdev);
1833
1834 QETH_DBF_TEXT(SETUP, 2, "idxactch");
1835
1836 iob = qeth_get_buffer(channel);
1837 iob->callback = idx_reply_cb;
1838 memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
1839 channel->ccw.count = IDX_ACTIVATE_SIZE;
1840 channel->ccw.cda = (__u32) __pa(iob->data);
1841 if (channel == &card->write) {
1842 memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
1843 memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
1844 &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
1845 card->seqno.trans_hdr++;
1846 } else {
1847 memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
1848 memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
1849 &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
1850 }
1851 tmp = ((__u8)card->info.portno) | 0x80;
1852 memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
1853 memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
1854 &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
1855 memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
1856 &card->info.func_level, sizeof(__u16));
1857 ccw_device_get_id(CARD_DDEV(card), &temp_devid);
1858 memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
1859 temp = (card->info.cula << 8) + card->info.unit_addr2;
1860 memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
1861
1862 wait_event(card->wait_q,
1863 atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
1864 QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
1865 spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
1866 rc = ccw_device_start(channel->ccwdev,
1867 &channel->ccw, (addr_t) iob, 0, 0);
1868 spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
1869
1870 if (rc) {
1871 QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
1872 rc);
1873 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
1874 atomic_set(&channel->irq_pending, 0);
1875 wake_up(&card->wait_q);
1876 return rc;
1877 }
1878 rc = wait_event_interruptible_timeout(card->wait_q,
1879 channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
1880 if (rc == -ERESTARTSYS)
1881 return rc;
1882 if (channel->state != CH_STATE_ACTIVATING) {
1883 dev_warn(&channel->ccwdev->dev, "The qeth device driver"
1884 " failed to recover an error on the device\n");
1885 QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
1886 dev_name(&channel->ccwdev->dev));
1887 QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
1888 qeth_clear_cmd_buffers(channel);
1889 return -ETIME;
1890 }
1891 return qeth_idx_activate_get_answer(channel, idx_reply_cb);
1892 }
1893
1894 static int qeth_peer_func_level(int level)
1895 {
1896 if ((level & 0xff) == 8)
1897 return (level & 0xff) + 0x400;
1898 if (((level >> 8) & 3) == 1)
1899 return (level & 0xff) + 0x200;
1900 return level;
1901 }
1902
1903 static void qeth_idx_write_cb(struct qeth_channel *channel,
1904 struct qeth_cmd_buffer *iob)
1905 {
1906 struct qeth_card *card;
1907 __u16 temp;
1908
1909 QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
1910
1911 if (channel->state == CH_STATE_DOWN) {
1912 channel->state = CH_STATE_ACTIVATING;
1913 goto out;
1914 }
1915 card = CARD_FROM_CDEV(channel->ccwdev);
1916
1917 if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
1918 if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
1919 dev_err(&card->write.ccwdev->dev,
1920 "The adapter is used exclusively by another "
1921 "host\n");
1922 else
1923 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
1924 " negative reply\n",
1925 dev_name(&card->write.ccwdev->dev));
1926 goto out;
1927 }
1928 memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
1929 if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
1930 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
1931 "function level mismatch (sent: 0x%x, received: "
1932 "0x%x)\n", dev_name(&card->write.ccwdev->dev),
1933 card->info.func_level, temp);
1934 goto out;
1935 }
1936 channel->state = CH_STATE_UP;
1937 out:
1938 qeth_release_buffer(channel, iob);
1939 }
1940
1941 static void qeth_idx_read_cb(struct qeth_channel *channel,
1942 struct qeth_cmd_buffer *iob)
1943 {
1944 struct qeth_card *card;
1945 __u16 temp;
1946
1947 QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
1948 if (channel->state == CH_STATE_DOWN) {
1949 channel->state = CH_STATE_ACTIVATING;
1950 goto out;
1951 }
1952
1953 card = CARD_FROM_CDEV(channel->ccwdev);
1954 if (qeth_check_idx_response(card, iob->data))
1955 goto out;
1956
1957 if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
1958 switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
1959 case QETH_IDX_ACT_ERR_EXCL:
1960 dev_err(&card->write.ccwdev->dev,
1961 "The adapter is used exclusively by another "
1962 "host\n");
1963 break;
1964 case QETH_IDX_ACT_ERR_AUTH:
1965 case QETH_IDX_ACT_ERR_AUTH_USER:
1966 dev_err(&card->read.ccwdev->dev,
1967 "Setting the device online failed because of "
1968 "insufficient authorization\n");
1969 break;
1970 default:
1971 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
1972 " negative reply\n",
1973 dev_name(&card->read.ccwdev->dev));
1974 }
1975 QETH_CARD_TEXT_(card, 2, "idxread%c",
1976 QETH_IDX_ACT_CAUSE_CODE(iob->data));
1977 goto out;
1978 }
1979
1980 /**
1981 * * temporary fix for microcode bug
1982 * * to revert it,replace OR by AND
1983 * */
1984 if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
1985 (card->info.type == QETH_CARD_TYPE_OSD))
1986 card->info.portname_required = 1;
1987
1988 memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
1989 if (temp != qeth_peer_func_level(card->info.func_level)) {
1990 QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
1991 "level mismatch (sent: 0x%x, received: 0x%x)\n",
1992 dev_name(&card->read.ccwdev->dev),
1993 card->info.func_level, temp);
1994 goto out;
1995 }
1996 memcpy(&card->token.issuer_rm_r,
1997 QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
1998 QETH_MPC_TOKEN_LENGTH);
1999 memcpy(&card->info.mcl_level[0],
2000 QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
2001 channel->state = CH_STATE_UP;
2002 out:
2003 qeth_release_buffer(channel, iob);
2004 }
2005
2006 void qeth_prepare_control_data(struct qeth_card *card, int len,
2007 struct qeth_cmd_buffer *iob)
2008 {
2009 qeth_setup_ccw(&card->write, iob->data, len);
2010 iob->callback = qeth_release_buffer;
2011
2012 memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
2013 &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
2014 card->seqno.trans_hdr++;
2015 memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
2016 &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
2017 card->seqno.pdu_hdr++;
2018 memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
2019 &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
2020 QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
2021 }
2022 EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
2023
2024 /**
2025 * qeth_send_control_data() - send control command to the card
2026 * @card: qeth_card structure pointer
2027 * @len: size of the command buffer
2028 * @iob: qeth_cmd_buffer pointer
2029 * @reply_cb: callback function pointer
2030 * @cb_card: pointer to the qeth_card structure
2031 * @cb_reply: pointer to the qeth_reply structure
2032 * @cb_cmd: pointer to the original iob for non-IPA
2033 * commands, or to the qeth_ipa_cmd structure
2034 * for the IPA commands.
2035 * @reply_param: private pointer passed to the callback
2036 *
2037 * Returns the value of the `return_code' field of the response
2038 * block returned from the hardware, or other error indication.
2039 * Value of zero indicates successful execution of the command.
2040 *
2041 * Callback function gets called one or more times, with cb_cmd
2042 * pointing to the response returned by the hardware. Callback
2043 * function must return non-zero if more reply blocks are expected,
2044 * and zero if the last or only reply block is received. Callback
2045 * function can get the value of the reply_param pointer from the
2046 * field 'param' of the structure qeth_reply.
2047 */
2048
2049 int qeth_send_control_data(struct qeth_card *card, int len,
2050 struct qeth_cmd_buffer *iob,
2051 int (*reply_cb)(struct qeth_card *cb_card,
2052 struct qeth_reply *cb_reply,
2053 unsigned long cb_cmd),
2054 void *reply_param)
2055 {
2056 int rc;
2057 unsigned long flags;
2058 struct qeth_reply *reply = NULL;
2059 unsigned long timeout, event_timeout;
2060 struct qeth_ipa_cmd *cmd;
2061
2062 QETH_CARD_TEXT(card, 2, "sendctl");
2063
2064 if (card->read_or_write_problem) {
2065 qeth_release_buffer(iob->channel, iob);
2066 return -EIO;
2067 }
2068 reply = qeth_alloc_reply(card);
2069 if (!reply) {
2070 return -ENOMEM;
2071 }
2072 reply->callback = reply_cb;
2073 reply->param = reply_param;
2074 if (card->state == CARD_STATE_DOWN)
2075 reply->seqno = QETH_IDX_COMMAND_SEQNO;
2076 else
2077 reply->seqno = card->seqno.ipa++;
2078 init_waitqueue_head(&reply->wait_q);
2079 spin_lock_irqsave(&card->lock, flags);
2080 list_add_tail(&reply->list, &card->cmd_waiter_list);
2081 spin_unlock_irqrestore(&card->lock, flags);
2082 QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
2083
2084 while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
2085 qeth_prepare_control_data(card, len, iob);
2086
2087 if (IS_IPA(iob->data))
2088 event_timeout = QETH_IPA_TIMEOUT;
2089 else
2090 event_timeout = QETH_TIMEOUT;
2091 timeout = jiffies + event_timeout;
2092
2093 QETH_CARD_TEXT(card, 6, "noirqpnd");
2094 spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
2095 rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
2096 (addr_t) iob, 0, 0);
2097 spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
2098 if (rc) {
2099 QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
2100 "ccw_device_start rc = %i\n",
2101 dev_name(&card->write.ccwdev->dev), rc);
2102 QETH_CARD_TEXT_(card, 2, " err%d", rc);
2103 spin_lock_irqsave(&card->lock, flags);
2104 list_del_init(&reply->list);
2105 qeth_put_reply(reply);
2106 spin_unlock_irqrestore(&card->lock, flags);
2107 qeth_release_buffer(iob->channel, iob);
2108 atomic_set(&card->write.irq_pending, 0);
2109 wake_up(&card->wait_q);
2110 return rc;
2111 }
2112
2113 /* we have only one long running ipassist, since we can ensure
2114 process context of this command we can sleep */
2115 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
2116 if ((cmd->hdr.command == IPA_CMD_SETIP) &&
2117 (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
2118 if (!wait_event_timeout(reply->wait_q,
2119 atomic_read(&reply->received), event_timeout))
2120 goto time_err;
2121 } else {
2122 while (!atomic_read(&reply->received)) {
2123 if (time_after(jiffies, timeout))
2124 goto time_err;
2125 cpu_relax();
2126 }
2127 }
2128
2129 if (reply->rc == -EIO)
2130 goto error;
2131 rc = reply->rc;
2132 qeth_put_reply(reply);
2133 return rc;
2134
2135 time_err:
2136 reply->rc = -ETIME;
2137 spin_lock_irqsave(&reply->card->lock, flags);
2138 list_del_init(&reply->list);
2139 spin_unlock_irqrestore(&reply->card->lock, flags);
2140 atomic_inc(&reply->received);
2141 error:
2142 atomic_set(&card->write.irq_pending, 0);
2143 qeth_release_buffer(iob->channel, iob);
2144 card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
2145 rc = reply->rc;
2146 qeth_put_reply(reply);
2147 return rc;
2148 }
2149 EXPORT_SYMBOL_GPL(qeth_send_control_data);
2150
2151 static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
2152 unsigned long data)
2153 {
2154 struct qeth_cmd_buffer *iob;
2155
2156 QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
2157
2158 iob = (struct qeth_cmd_buffer *) data;
2159 memcpy(&card->token.cm_filter_r,
2160 QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
2161 QETH_MPC_TOKEN_LENGTH);
2162 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2163 return 0;
2164 }
2165
2166 static int qeth_cm_enable(struct qeth_card *card)
2167 {
2168 int rc;
2169 struct qeth_cmd_buffer *iob;
2170
2171 QETH_DBF_TEXT(SETUP, 2, "cmenable");
2172
2173 iob = qeth_wait_for_buffer(&card->write);
2174 memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
2175 memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
2176 &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
2177 memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
2178 &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
2179
2180 rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
2181 qeth_cm_enable_cb, NULL);
2182 return rc;
2183 }
2184
2185 static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
2186 unsigned long data)
2187 {
2188
2189 struct qeth_cmd_buffer *iob;
2190
2191 QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
2192
2193 iob = (struct qeth_cmd_buffer *) data;
2194 memcpy(&card->token.cm_connection_r,
2195 QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
2196 QETH_MPC_TOKEN_LENGTH);
2197 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2198 return 0;
2199 }
2200
2201 static int qeth_cm_setup(struct qeth_card *card)
2202 {
2203 int rc;
2204 struct qeth_cmd_buffer *iob;
2205
2206 QETH_DBF_TEXT(SETUP, 2, "cmsetup");
2207
2208 iob = qeth_wait_for_buffer(&card->write);
2209 memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
2210 memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
2211 &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
2212 memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
2213 &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
2214 memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
2215 &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
2216 rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
2217 qeth_cm_setup_cb, NULL);
2218 return rc;
2219
2220 }
2221
2222 static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
2223 {
2224 switch (card->info.type) {
2225 case QETH_CARD_TYPE_UNKNOWN:
2226 return 1500;
2227 case QETH_CARD_TYPE_IQD:
2228 return card->info.max_mtu;
2229 case QETH_CARD_TYPE_OSD:
2230 switch (card->info.link_type) {
2231 case QETH_LINK_TYPE_HSTR:
2232 case QETH_LINK_TYPE_LANE_TR:
2233 return 2000;
2234 default:
2235 return card->options.layer2 ? 1500 : 1492;
2236 }
2237 case QETH_CARD_TYPE_OSM:
2238 case QETH_CARD_TYPE_OSX:
2239 return card->options.layer2 ? 1500 : 1492;
2240 default:
2241 return 1500;
2242 }
2243 }
2244
2245 static inline int qeth_get_mtu_outof_framesize(int framesize)
2246 {
2247 switch (framesize) {
2248 case 0x4000:
2249 return 8192;
2250 case 0x6000:
2251 return 16384;
2252 case 0xa000:
2253 return 32768;
2254 case 0xffff:
2255 return 57344;
2256 default:
2257 return 0;
2258 }
2259 }
2260
2261 static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
2262 {
2263 switch (card->info.type) {
2264 case QETH_CARD_TYPE_OSD:
2265 case QETH_CARD_TYPE_OSM:
2266 case QETH_CARD_TYPE_OSX:
2267 case QETH_CARD_TYPE_IQD:
2268 return ((mtu >= 576) &&
2269 (mtu <= card->info.max_mtu));
2270 case QETH_CARD_TYPE_OSN:
2271 case QETH_CARD_TYPE_UNKNOWN:
2272 default:
2273 return 1;
2274 }
2275 }
2276
2277 static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
2278 unsigned long data)
2279 {
2280
2281 __u16 mtu, framesize;
2282 __u16 len;
2283 __u8 link_type;
2284 struct qeth_cmd_buffer *iob;
2285
2286 QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
2287
2288 iob = (struct qeth_cmd_buffer *) data;
2289 memcpy(&card->token.ulp_filter_r,
2290 QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
2291 QETH_MPC_TOKEN_LENGTH);
2292 if (card->info.type == QETH_CARD_TYPE_IQD) {
2293 memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
2294 mtu = qeth_get_mtu_outof_framesize(framesize);
2295 if (!mtu) {
2296 iob->rc = -EINVAL;
2297 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2298 return 0;
2299 }
2300 if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
2301 /* frame size has changed */
2302 if (card->dev &&
2303 ((card->dev->mtu == card->info.initial_mtu) ||
2304 (card->dev->mtu > mtu)))
2305 card->dev->mtu = mtu;
2306 qeth_free_qdio_buffers(card);
2307 }
2308 card->info.initial_mtu = mtu;
2309 card->info.max_mtu = mtu;
2310 card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
2311 } else {
2312 card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
2313 iob->data);
2314 card->info.initial_mtu = min(card->info.max_mtu,
2315 qeth_get_initial_mtu_for_card(card));
2316 card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
2317 }
2318
2319 memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
2320 if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
2321 memcpy(&link_type,
2322 QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
2323 card->info.link_type = link_type;
2324 } else
2325 card->info.link_type = 0;
2326 QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
2327 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2328 return 0;
2329 }
2330
2331 static int qeth_ulp_enable(struct qeth_card *card)
2332 {
2333 int rc;
2334 char prot_type;
2335 struct qeth_cmd_buffer *iob;
2336
2337 /*FIXME: trace view callbacks*/
2338 QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
2339
2340 iob = qeth_wait_for_buffer(&card->write);
2341 memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
2342
2343 *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
2344 (__u8) card->info.portno;
2345 if (card->options.layer2)
2346 if (card->info.type == QETH_CARD_TYPE_OSN)
2347 prot_type = QETH_PROT_OSN2;
2348 else
2349 prot_type = QETH_PROT_LAYER2;
2350 else
2351 prot_type = QETH_PROT_TCPIP;
2352
2353 memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
2354 memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
2355 &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
2356 memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
2357 &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
2358 memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
2359 card->info.portname, 9);
2360 rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
2361 qeth_ulp_enable_cb, NULL);
2362 return rc;
2363
2364 }
2365
2366 static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
2367 unsigned long data)
2368 {
2369 struct qeth_cmd_buffer *iob;
2370
2371 QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
2372
2373 iob = (struct qeth_cmd_buffer *) data;
2374 memcpy(&card->token.ulp_connection_r,
2375 QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
2376 QETH_MPC_TOKEN_LENGTH);
2377 if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
2378 3)) {
2379 QETH_DBF_TEXT(SETUP, 2, "olmlimit");
2380 dev_err(&card->gdev->dev, "A connection could not be "
2381 "established because of an OLM limit\n");
2382 iob->rc = -EMLINK;
2383 }
2384 QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
2385 return 0;
2386 }
2387
2388 static int qeth_ulp_setup(struct qeth_card *card)
2389 {
2390 int rc;
2391 __u16 temp;
2392 struct qeth_cmd_buffer *iob;
2393 struct ccw_dev_id dev_id;
2394
2395 QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
2396
2397 iob = qeth_wait_for_buffer(&card->write);
2398 memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
2399
2400 memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
2401 &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
2402 memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
2403 &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
2404 memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
2405 &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
2406
2407 ccw_device_get_id(CARD_DDEV(card), &dev_id);
2408 memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
2409 temp = (card->info.cula << 8) + card->info.unit_addr2;
2410 memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
2411 rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
2412 qeth_ulp_setup_cb, NULL);
2413 return rc;
2414 }
2415
2416 static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
2417 {
2418 int rc;
2419 struct qeth_qdio_out_buffer *newbuf;
2420
2421 rc = 0;
2422 newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
2423 if (!newbuf) {
2424 rc = -ENOMEM;
2425 goto out;
2426 }
2427 newbuf->buffer = q->qdio_bufs[bidx];
2428 skb_queue_head_init(&newbuf->skb_list);
2429 lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
2430 newbuf->q = q;
2431 newbuf->aob = NULL;
2432 newbuf->next_pending = q->bufs[bidx];
2433 atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
2434 q->bufs[bidx] = newbuf;
2435 if (q->bufstates) {
2436 q->bufstates[bidx].user = newbuf;
2437 QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
2438 QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
2439 QETH_CARD_TEXT_(q->card, 2, "%lx",
2440 (long) newbuf->next_pending);
2441 }
2442 out:
2443 return rc;
2444 }
2445
2446 static void qeth_free_qdio_out_buf(struct qeth_qdio_out_q *q)
2447 {
2448 if (!q)
2449 return;
2450
2451 qdio_free_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
2452 kfree(q);
2453 }
2454
2455 static struct qeth_qdio_out_q *qeth_alloc_qdio_out_buf(void)
2456 {
2457 struct qeth_qdio_out_q *q = kzalloc(sizeof(*q), GFP_KERNEL);
2458
2459 if (!q)
2460 return NULL;
2461
2462 if (qdio_alloc_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q)) {
2463 kfree(q);
2464 return NULL;
2465 }
2466 return q;
2467 }
2468
2469 static int qeth_alloc_qdio_buffers(struct qeth_card *card)
2470 {
2471 int i, j;
2472
2473 QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
2474
2475 if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
2476 QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
2477 return 0;
2478
2479 QETH_DBF_TEXT(SETUP, 2, "inq");
2480 card->qdio.in_q = qeth_alloc_qdio_queue();
2481 if (!card->qdio.in_q)
2482 goto out_nomem;
2483
2484 /* inbound buffer pool */
2485 if (qeth_alloc_buffer_pool(card))
2486 goto out_freeinq;
2487
2488 /* outbound */
2489 card->qdio.out_qs =
2490 kzalloc(card->qdio.no_out_queues *
2491 sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
2492 if (!card->qdio.out_qs)
2493 goto out_freepool;
2494 for (i = 0; i < card->qdio.no_out_queues; ++i) {
2495 card->qdio.out_qs[i] = qeth_alloc_qdio_out_buf();
2496 if (!card->qdio.out_qs[i])
2497 goto out_freeoutq;
2498 QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
2499 QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
2500 card->qdio.out_qs[i]->queue_no = i;
2501 /* give outbound qeth_qdio_buffers their qdio_buffers */
2502 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
2503 WARN_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
2504 if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
2505 goto out_freeoutqbufs;
2506 }
2507 }
2508
2509 /* completion */
2510 if (qeth_alloc_cq(card))
2511 goto out_freeoutq;
2512
2513 return 0;
2514
2515 out_freeoutqbufs:
2516 while (j > 0) {
2517 --j;
2518 kmem_cache_free(qeth_qdio_outbuf_cache,
2519 card->qdio.out_qs[i]->bufs[j]);
2520 card->qdio.out_qs[i]->bufs[j] = NULL;
2521 }
2522 out_freeoutq:
2523 while (i > 0) {
2524 qeth_free_qdio_out_buf(card->qdio.out_qs[--i]);
2525 qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
2526 }
2527 kfree(card->qdio.out_qs);
2528 card->qdio.out_qs = NULL;
2529 out_freepool:
2530 qeth_free_buffer_pool(card);
2531 out_freeinq:
2532 qeth_free_qdio_queue(card->qdio.in_q);
2533 card->qdio.in_q = NULL;
2534 out_nomem:
2535 atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
2536 return -ENOMEM;
2537 }
2538
2539 static void qeth_free_qdio_buffers(struct qeth_card *card)
2540 {
2541 int i, j;
2542
2543 if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
2544 QETH_QDIO_UNINITIALIZED)
2545 return;
2546
2547 qeth_free_cq(card);
2548 cancel_delayed_work_sync(&card->buffer_reclaim_work);
2549 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
2550 if (card->qdio.in_q->bufs[j].rx_skb)
2551 dev_kfree_skb_any(card->qdio.in_q->bufs[j].rx_skb);
2552 }
2553 qeth_free_qdio_queue(card->qdio.in_q);
2554 card->qdio.in_q = NULL;
2555 /* inbound buffer pool */
2556 qeth_free_buffer_pool(card);
2557 /* free outbound qdio_qs */
2558 if (card->qdio.out_qs) {
2559 for (i = 0; i < card->qdio.no_out_queues; ++i) {
2560 qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
2561 qeth_free_qdio_out_buf(card->qdio.out_qs[i]);
2562 }
2563 kfree(card->qdio.out_qs);
2564 card->qdio.out_qs = NULL;
2565 }
2566 }
2567
2568 static void qeth_create_qib_param_field(struct qeth_card *card,
2569 char *param_field)
2570 {
2571
2572 param_field[0] = _ascebc['P'];
2573 param_field[1] = _ascebc['C'];
2574 param_field[2] = _ascebc['I'];
2575 param_field[3] = _ascebc['T'];
2576 *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
2577 *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
2578 *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
2579 }
2580
2581 static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
2582 char *param_field)
2583 {
2584 param_field[16] = _ascebc['B'];
2585 param_field[17] = _ascebc['L'];
2586 param_field[18] = _ascebc['K'];
2587 param_field[19] = _ascebc['T'];
2588 *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
2589 *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
2590 *((unsigned int *) (&param_field[28])) =
2591 card->info.blkt.inter_packet_jumbo;
2592 }
2593
2594 static int qeth_qdio_activate(struct qeth_card *card)
2595 {
2596 QETH_DBF_TEXT(SETUP, 3, "qdioact");
2597 return qdio_activate(CARD_DDEV(card));
2598 }
2599
2600 static int qeth_dm_act(struct qeth_card *card)
2601 {
2602 int rc;
2603 struct qeth_cmd_buffer *iob;
2604
2605 QETH_DBF_TEXT(SETUP, 2, "dmact");
2606
2607 iob = qeth_wait_for_buffer(&card->write);
2608 memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
2609
2610 memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
2611 &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
2612 memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
2613 &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
2614 rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
2615 return rc;
2616 }
2617
2618 static int qeth_mpc_initialize(struct qeth_card *card)
2619 {
2620 int rc;
2621
2622 QETH_DBF_TEXT(SETUP, 2, "mpcinit");
2623
2624 rc = qeth_issue_next_read(card);
2625 if (rc) {
2626 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
2627 return rc;
2628 }
2629 rc = qeth_cm_enable(card);
2630 if (rc) {
2631 QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
2632 goto out_qdio;
2633 }
2634 rc = qeth_cm_setup(card);
2635 if (rc) {
2636 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
2637 goto out_qdio;
2638 }
2639 rc = qeth_ulp_enable(card);
2640 if (rc) {
2641 QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
2642 goto out_qdio;
2643 }
2644 rc = qeth_ulp_setup(card);
2645 if (rc) {
2646 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
2647 goto out_qdio;
2648 }
2649 rc = qeth_alloc_qdio_buffers(card);
2650 if (rc) {
2651 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
2652 goto out_qdio;
2653 }
2654 rc = qeth_qdio_establish(card);
2655 if (rc) {
2656 QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
2657 qeth_free_qdio_buffers(card);
2658 goto out_qdio;
2659 }
2660 rc = qeth_qdio_activate(card);
2661 if (rc) {
2662 QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
2663 goto out_qdio;
2664 }
2665 rc = qeth_dm_act(card);
2666 if (rc) {
2667 QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
2668 goto out_qdio;
2669 }
2670
2671 return 0;
2672 out_qdio:
2673 qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
2674 qdio_free(CARD_DDEV(card));
2675 return rc;
2676 }
2677
2678 static void qeth_print_status_with_portname(struct qeth_card *card)
2679 {
2680 char dbf_text[15];
2681 int i;
2682
2683 sprintf(dbf_text, "%s", card->info.portname + 1);
2684 for (i = 0; i < 8; i++)
2685 dbf_text[i] =
2686 (char) _ebcasc[(__u8) dbf_text[i]];
2687 dbf_text[8] = 0;
2688 dev_info(&card->gdev->dev, "Device is a%s card%s%s%s\n"
2689 "with link type %s (portname: %s)\n",
2690 qeth_get_cardname(card),
2691 (card->info.mcl_level[0]) ? " (level: " : "",
2692 (card->info.mcl_level[0]) ? card->info.mcl_level : "",
2693 (card->info.mcl_level[0]) ? ")" : "",
2694 qeth_get_cardname_short(card),
2695 dbf_text);
2696
2697 }
2698
2699 static void qeth_print_status_no_portname(struct qeth_card *card)
2700 {
2701 if (card->info.portname[0])
2702 dev_info(&card->gdev->dev, "Device is a%s "
2703 "card%s%s%s\nwith link type %s "
2704 "(no portname needed by interface).\n",
2705 qeth_get_cardname(card),
2706 (card->info.mcl_level[0]) ? " (level: " : "",
2707 (card->info.mcl_level[0]) ? card->info.mcl_level : "",
2708 (card->info.mcl_level[0]) ? ")" : "",
2709 qeth_get_cardname_short(card));
2710 else
2711 dev_info(&card->gdev->dev, "Device is a%s "
2712 "card%s%s%s\nwith link type %s.\n",
2713 qeth_get_cardname(card),
2714 (card->info.mcl_level[0]) ? " (level: " : "",
2715 (card->info.mcl_level[0]) ? card->info.mcl_level : "",
2716 (card->info.mcl_level[0]) ? ")" : "",
2717 qeth_get_cardname_short(card));
2718 }
2719
2720 void qeth_print_status_message(struct qeth_card *card)
2721 {
2722 switch (card->info.type) {
2723 case QETH_CARD_TYPE_OSD:
2724 case QETH_CARD_TYPE_OSM:
2725 case QETH_CARD_TYPE_OSX:
2726 /* VM will use a non-zero first character
2727 * to indicate a HiperSockets like reporting
2728 * of the level OSA sets the first character to zero
2729 * */
2730 if (!card->info.mcl_level[0]) {
2731 sprintf(card->info.mcl_level, "%02x%02x",
2732 card->info.mcl_level[2],
2733 card->info.mcl_level[3]);
2734
2735 card->info.mcl_level[QETH_MCL_LENGTH] = 0;
2736 break;
2737 }
2738 /* fallthrough */
2739 case QETH_CARD_TYPE_IQD:
2740 if ((card->info.guestlan) ||
2741 (card->info.mcl_level[0] & 0x80)) {
2742 card->info.mcl_level[0] = (char) _ebcasc[(__u8)
2743 card->info.mcl_level[0]];
2744 card->info.mcl_level[1] = (char) _ebcasc[(__u8)
2745 card->info.mcl_level[1]];
2746 card->info.mcl_level[2] = (char) _ebcasc[(__u8)
2747 card->info.mcl_level[2]];
2748 card->info.mcl_level[3] = (char) _ebcasc[(__u8)
2749 card->info.mcl_level[3]];
2750 card->info.mcl_level[QETH_MCL_LENGTH] = 0;
2751 }
2752 break;
2753 default:
2754 memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
2755 }
2756 if (card->info.portname_required)
2757 qeth_print_status_with_portname(card);
2758 else
2759 qeth_print_status_no_portname(card);
2760 }
2761 EXPORT_SYMBOL_GPL(qeth_print_status_message);
2762
2763 static void qeth_initialize_working_pool_list(struct qeth_card *card)
2764 {
2765 struct qeth_buffer_pool_entry *entry;
2766
2767 QETH_CARD_TEXT(card, 5, "inwrklst");
2768
2769 list_for_each_entry(entry,
2770 &card->qdio.init_pool.entry_list, init_list) {
2771 qeth_put_buffer_pool_entry(card, entry);
2772 }
2773 }
2774
2775 static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
2776 struct qeth_card *card)
2777 {
2778 struct list_head *plh;
2779 struct qeth_buffer_pool_entry *entry;
2780 int i, free;
2781 struct page *page;
2782
2783 if (list_empty(&card->qdio.in_buf_pool.entry_list))
2784 return NULL;
2785
2786 list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
2787 entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
2788 free = 1;
2789 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
2790 if (page_count(virt_to_page(entry->elements[i])) > 1) {
2791 free = 0;
2792 break;
2793 }
2794 }
2795 if (free) {
2796 list_del_init(&entry->list);
2797 return entry;
2798 }
2799 }
2800
2801 /* no free buffer in pool so take first one and swap pages */
2802 entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
2803 struct qeth_buffer_pool_entry, list);
2804 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
2805 if (page_count(virt_to_page(entry->elements[i])) > 1) {
2806 page = alloc_page(GFP_ATOMIC);
2807 if (!page) {
2808 return NULL;
2809 } else {
2810 free_page((unsigned long)entry->elements[i]);
2811 entry->elements[i] = page_address(page);
2812 if (card->options.performance_stats)
2813 card->perf_stats.sg_alloc_page_rx++;
2814 }
2815 }
2816 }
2817 list_del_init(&entry->list);
2818 return entry;
2819 }
2820
2821 static int qeth_init_input_buffer(struct qeth_card *card,
2822 struct qeth_qdio_buffer *buf)
2823 {
2824 struct qeth_buffer_pool_entry *pool_entry;
2825 int i;
2826
2827 if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
2828 buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
2829 if (!buf->rx_skb)
2830 return 1;
2831 }
2832
2833 pool_entry = qeth_find_free_buffer_pool_entry(card);
2834 if (!pool_entry)
2835 return 1;
2836
2837 /*
2838 * since the buffer is accessed only from the input_tasklet
2839 * there shouldn't be a need to synchronize; also, since we use
2840 * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
2841 * buffers
2842 */
2843
2844 buf->pool_entry = pool_entry;
2845 for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
2846 buf->buffer->element[i].length = PAGE_SIZE;
2847 buf->buffer->element[i].addr = pool_entry->elements[i];
2848 if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
2849 buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
2850 else
2851 buf->buffer->element[i].eflags = 0;
2852 buf->buffer->element[i].sflags = 0;
2853 }
2854 return 0;
2855 }
2856
2857 int qeth_init_qdio_queues(struct qeth_card *card)
2858 {
2859 int i, j;
2860 int rc;
2861
2862 QETH_DBF_TEXT(SETUP, 2, "initqdqs");
2863
2864 /* inbound queue */
2865 qdio_reset_buffers(card->qdio.in_q->qdio_bufs,
2866 QDIO_MAX_BUFFERS_PER_Q);
2867 qeth_initialize_working_pool_list(card);
2868 /*give only as many buffers to hardware as we have buffer pool entries*/
2869 for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
2870 qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
2871 card->qdio.in_q->next_buf_to_init =
2872 card->qdio.in_buf_pool.buf_count - 1;
2873 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
2874 card->qdio.in_buf_pool.buf_count - 1);
2875 if (rc) {
2876 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
2877 return rc;
2878 }
2879
2880 /* completion */
2881 rc = qeth_cq_init(card);
2882 if (rc) {
2883 return rc;
2884 }
2885
2886 /* outbound queue */
2887 for (i = 0; i < card->qdio.no_out_queues; ++i) {
2888 qdio_reset_buffers(card->qdio.out_qs[i]->qdio_bufs,
2889 QDIO_MAX_BUFFERS_PER_Q);
2890 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
2891 qeth_clear_output_buffer(card->qdio.out_qs[i],
2892 card->qdio.out_qs[i]->bufs[j],
2893 QETH_QDIO_BUF_EMPTY);
2894 }
2895 card->qdio.out_qs[i]->card = card;
2896 card->qdio.out_qs[i]->next_buf_to_fill = 0;
2897 card->qdio.out_qs[i]->do_pack = 0;
2898 atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
2899 atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
2900 atomic_set(&card->qdio.out_qs[i]->state,
2901 QETH_OUT_Q_UNLOCKED);
2902 }
2903 return 0;
2904 }
2905 EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
2906
2907 static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
2908 {
2909 switch (link_type) {
2910 case QETH_LINK_TYPE_HSTR:
2911 return 2;
2912 default:
2913 return 1;
2914 }
2915 }
2916
2917 static void qeth_fill_ipacmd_header(struct qeth_card *card,
2918 struct qeth_ipa_cmd *cmd, __u8 command,
2919 enum qeth_prot_versions prot)
2920 {
2921 memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
2922 cmd->hdr.command = command;
2923 cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
2924 cmd->hdr.seqno = card->seqno.ipa;
2925 cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
2926 cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
2927 if (card->options.layer2)
2928 cmd->hdr.prim_version_no = 2;
2929 else
2930 cmd->hdr.prim_version_no = 1;
2931 cmd->hdr.param_count = 1;
2932 cmd->hdr.prot_version = prot;
2933 cmd->hdr.ipa_supported = 0;
2934 cmd->hdr.ipa_enabled = 0;
2935 }
2936
2937 struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
2938 enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
2939 {
2940 struct qeth_cmd_buffer *iob;
2941 struct qeth_ipa_cmd *cmd;
2942
2943 iob = qeth_wait_for_buffer(&card->write);
2944 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
2945 qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
2946
2947 return iob;
2948 }
2949 EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
2950
2951 void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
2952 char prot_type)
2953 {
2954 memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
2955 memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
2956 memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
2957 &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
2958 }
2959 EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
2960
2961 /**
2962 * qeth_send_ipa_cmd() - send an IPA command
2963 *
2964 * See qeth_send_control_data() for explanation of the arguments.
2965 */
2966
2967 int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
2968 int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
2969 unsigned long),
2970 void *reply_param)
2971 {
2972 int rc;
2973 char prot_type;
2974
2975 QETH_CARD_TEXT(card, 4, "sendipa");
2976
2977 if (card->options.layer2)
2978 if (card->info.type == QETH_CARD_TYPE_OSN)
2979 prot_type = QETH_PROT_OSN2;
2980 else
2981 prot_type = QETH_PROT_LAYER2;
2982 else
2983 prot_type = QETH_PROT_TCPIP;
2984 qeth_prepare_ipa_cmd(card, iob, prot_type);
2985 rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
2986 iob, reply_cb, reply_param);
2987 if (rc == -ETIME) {
2988 qeth_clear_ipacmd_list(card);
2989 qeth_schedule_recovery(card);
2990 }
2991 return rc;
2992 }
2993 EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
2994
2995 int qeth_send_startlan(struct qeth_card *card)
2996 {
2997 int rc;
2998 struct qeth_cmd_buffer *iob;
2999
3000 QETH_DBF_TEXT(SETUP, 2, "strtlan");
3001
3002 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
3003 rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
3004 return rc;
3005 }
3006 EXPORT_SYMBOL_GPL(qeth_send_startlan);
3007
3008 static int qeth_default_setadapterparms_cb(struct qeth_card *card,
3009 struct qeth_reply *reply, unsigned long data)
3010 {
3011 struct qeth_ipa_cmd *cmd;
3012
3013 QETH_CARD_TEXT(card, 4, "defadpcb");
3014
3015 cmd = (struct qeth_ipa_cmd *) data;
3016 if (cmd->hdr.return_code == 0)
3017 cmd->hdr.return_code =
3018 cmd->data.setadapterparms.hdr.return_code;
3019 return 0;
3020 }
3021
3022 static int qeth_query_setadapterparms_cb(struct qeth_card *card,
3023 struct qeth_reply *reply, unsigned long data)
3024 {
3025 struct qeth_ipa_cmd *cmd;
3026
3027 QETH_CARD_TEXT(card, 3, "quyadpcb");
3028
3029 cmd = (struct qeth_ipa_cmd *) data;
3030 if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
3031 card->info.link_type =
3032 cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
3033 QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
3034 }
3035 card->options.adp.supported_funcs =
3036 cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
3037 return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
3038 }
3039
3040 static struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
3041 __u32 command, __u32 cmdlen)
3042 {
3043 struct qeth_cmd_buffer *iob;
3044 struct qeth_ipa_cmd *cmd;
3045
3046 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
3047 QETH_PROT_IPV4);
3048 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
3049 cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
3050 cmd->data.setadapterparms.hdr.command_code = command;
3051 cmd->data.setadapterparms.hdr.used_total = 1;
3052 cmd->data.setadapterparms.hdr.seq_no = 1;
3053
3054 return iob;
3055 }
3056
3057 int qeth_query_setadapterparms(struct qeth_card *card)
3058 {
3059 int rc;
3060 struct qeth_cmd_buffer *iob;
3061
3062 QETH_CARD_TEXT(card, 3, "queryadp");
3063 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
3064 sizeof(struct qeth_ipacmd_setadpparms));
3065 rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
3066 return rc;
3067 }
3068 EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
3069
3070 static int qeth_query_ipassists_cb(struct qeth_card *card,
3071 struct qeth_reply *reply, unsigned long data)
3072 {
3073 struct qeth_ipa_cmd *cmd;
3074
3075 QETH_DBF_TEXT(SETUP, 2, "qipasscb");
3076
3077 cmd = (struct qeth_ipa_cmd *) data;
3078
3079 switch (cmd->hdr.return_code) {
3080 case IPA_RC_NOTSUPP:
3081 case IPA_RC_L2_UNSUPPORTED_CMD:
3082 QETH_DBF_TEXT(SETUP, 2, "ipaunsup");
3083 card->options.ipa4.supported_funcs |= IPA_SETADAPTERPARMS;
3084 card->options.ipa6.supported_funcs |= IPA_SETADAPTERPARMS;
3085 return -0;
3086 default:
3087 if (cmd->hdr.return_code) {
3088 QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Unhandled "
3089 "rc=%d\n",
3090 dev_name(&card->gdev->dev),
3091 cmd->hdr.return_code);
3092 return 0;
3093 }
3094 }
3095
3096 if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
3097 card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
3098 card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
3099 } else if (cmd->hdr.prot_version == QETH_PROT_IPV6) {
3100 card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
3101 card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
3102 } else
3103 QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Flawed LIC detected"
3104 "\n", dev_name(&card->gdev->dev));
3105 return 0;
3106 }
3107
3108 int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
3109 {
3110 int rc;
3111 struct qeth_cmd_buffer *iob;
3112
3113 QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
3114 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
3115 rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
3116 return rc;
3117 }
3118 EXPORT_SYMBOL_GPL(qeth_query_ipassists);
3119
3120 static int qeth_query_switch_attributes_cb(struct qeth_card *card,
3121 struct qeth_reply *reply, unsigned long data)
3122 {
3123 struct qeth_ipa_cmd *cmd;
3124 struct qeth_switch_info *sw_info;
3125 struct qeth_query_switch_attributes *attrs;
3126
3127 QETH_CARD_TEXT(card, 2, "qswiatcb");
3128 cmd = (struct qeth_ipa_cmd *) data;
3129 sw_info = (struct qeth_switch_info *)reply->param;
3130 if (cmd->data.setadapterparms.hdr.return_code == 0) {
3131 attrs = &cmd->data.setadapterparms.data.query_switch_attributes;
3132 sw_info->capabilities = attrs->capabilities;
3133 sw_info->settings = attrs->settings;
3134 QETH_CARD_TEXT_(card, 2, "%04x%04x", sw_info->capabilities,
3135 sw_info->settings);
3136 }
3137 qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
3138
3139 return 0;
3140 }
3141
3142 int qeth_query_switch_attributes(struct qeth_card *card,
3143 struct qeth_switch_info *sw_info)
3144 {
3145 struct qeth_cmd_buffer *iob;
3146
3147 QETH_CARD_TEXT(card, 2, "qswiattr");
3148 if (!qeth_adp_supported(card, IPA_SETADP_QUERY_SWITCH_ATTRIBUTES))
3149 return -EOPNOTSUPP;
3150 if (!netif_carrier_ok(card->dev))
3151 return -ENOMEDIUM;
3152 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_SWITCH_ATTRIBUTES,
3153 sizeof(struct qeth_ipacmd_setadpparms_hdr));
3154 return qeth_send_ipa_cmd(card, iob,
3155 qeth_query_switch_attributes_cb, sw_info);
3156 }
3157 EXPORT_SYMBOL_GPL(qeth_query_switch_attributes);
3158
3159 static int qeth_query_setdiagass_cb(struct qeth_card *card,
3160 struct qeth_reply *reply, unsigned long data)
3161 {
3162 struct qeth_ipa_cmd *cmd;
3163 __u16 rc;
3164
3165 cmd = (struct qeth_ipa_cmd *)data;
3166 rc = cmd->hdr.return_code;
3167 if (rc)
3168 QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
3169 else
3170 card->info.diagass_support = cmd->data.diagass.ext;
3171 return 0;
3172 }
3173
3174 static int qeth_query_setdiagass(struct qeth_card *card)
3175 {
3176 struct qeth_cmd_buffer *iob;
3177 struct qeth_ipa_cmd *cmd;
3178
3179 QETH_DBF_TEXT(SETUP, 2, "qdiagass");
3180 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
3181 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
3182 cmd->data.diagass.subcmd_len = 16;
3183 cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
3184 return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
3185 }
3186
3187 static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
3188 {
3189 unsigned long info = get_zeroed_page(GFP_KERNEL);
3190 struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
3191 struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
3192 struct ccw_dev_id ccwid;
3193 int level;
3194
3195 tid->chpid = card->info.chpid;
3196 ccw_device_get_id(CARD_RDEV(card), &ccwid);
3197 tid->ssid = ccwid.ssid;
3198 tid->devno = ccwid.devno;
3199 if (!info)
3200 return;
3201 level = stsi(NULL, 0, 0, 0);
3202 if ((level >= 2) && (stsi(info222, 2, 2, 2) == 0))
3203 tid->lparnr = info222->lpar_number;
3204 if ((level >= 3) && (stsi(info322, 3, 2, 2) == 0)) {
3205 EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
3206 memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
3207 }
3208 free_page(info);
3209 return;
3210 }
3211
3212 static int qeth_hw_trap_cb(struct qeth_card *card,
3213 struct qeth_reply *reply, unsigned long data)
3214 {
3215 struct qeth_ipa_cmd *cmd;
3216 __u16 rc;
3217
3218 cmd = (struct qeth_ipa_cmd *)data;
3219 rc = cmd->hdr.return_code;
3220 if (rc)
3221 QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
3222 return 0;
3223 }
3224
3225 int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
3226 {
3227 struct qeth_cmd_buffer *iob;
3228 struct qeth_ipa_cmd *cmd;
3229
3230 QETH_DBF_TEXT(SETUP, 2, "diagtrap");
3231 iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
3232 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
3233 cmd->data.diagass.subcmd_len = 80;
3234 cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
3235 cmd->data.diagass.type = 1;
3236 cmd->data.diagass.action = action;
3237 switch (action) {
3238 case QETH_DIAGS_TRAP_ARM:
3239 cmd->data.diagass.options = 0x0003;
3240 cmd->data.diagass.ext = 0x00010000 +
3241 sizeof(struct qeth_trap_id);
3242 qeth_get_trap_id(card,
3243 (struct qeth_trap_id *)cmd->data.diagass.cdata);
3244 break;
3245 case QETH_DIAGS_TRAP_DISARM:
3246 cmd->data.diagass.options = 0x0001;
3247 break;
3248 case QETH_DIAGS_TRAP_CAPTURE:
3249 break;
3250 }
3251 return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
3252 }
3253 EXPORT_SYMBOL_GPL(qeth_hw_trap);
3254
3255 int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
3256 unsigned int qdio_error, const char *dbftext)
3257 {
3258 if (qdio_error) {
3259 QETH_CARD_TEXT(card, 2, dbftext);
3260 QETH_CARD_TEXT_(card, 2, " F15=%02X",
3261 buf->element[15].sflags);
3262 QETH_CARD_TEXT_(card, 2, " F14=%02X",
3263 buf->element[14].sflags);
3264 QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
3265 if ((buf->element[15].sflags) == 0x12) {
3266 card->stats.rx_dropped++;
3267 return 0;
3268 } else
3269 return 1;
3270 }
3271 return 0;
3272 }
3273 EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
3274
3275 static void qeth_buffer_reclaim_work(struct work_struct *work)
3276 {
3277 struct qeth_card *card = container_of(work, struct qeth_card,
3278 buffer_reclaim_work.work);
3279
3280 QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
3281 qeth_queue_input_buffer(card, card->reclaim_index);
3282 }
3283
3284 void qeth_queue_input_buffer(struct qeth_card *card, int index)
3285 {
3286 struct qeth_qdio_q *queue = card->qdio.in_q;
3287 struct list_head *lh;
3288 int count;
3289 int i;
3290 int rc;
3291 int newcount = 0;
3292
3293 count = (index < queue->next_buf_to_init)?
3294 card->qdio.in_buf_pool.buf_count -
3295 (queue->next_buf_to_init - index) :
3296 card->qdio.in_buf_pool.buf_count -
3297 (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
3298 /* only requeue at a certain threshold to avoid SIGAs */
3299 if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
3300 for (i = queue->next_buf_to_init;
3301 i < queue->next_buf_to_init + count; ++i) {
3302 if (qeth_init_input_buffer(card,
3303 &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
3304 break;
3305 } else {
3306 newcount++;
3307 }
3308 }
3309
3310 if (newcount < count) {
3311 /* we are in memory shortage so we switch back to
3312 traditional skb allocation and drop packages */
3313 atomic_set(&card->force_alloc_skb, 3);
3314 count = newcount;
3315 } else {
3316 atomic_add_unless(&card->force_alloc_skb, -1, 0);
3317 }
3318
3319 if (!count) {
3320 i = 0;
3321 list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
3322 i++;
3323 if (i == card->qdio.in_buf_pool.buf_count) {
3324 QETH_CARD_TEXT(card, 2, "qsarbw");
3325 card->reclaim_index = index;
3326 schedule_delayed_work(
3327 &card->buffer_reclaim_work,
3328 QETH_RECLAIM_WORK_TIME);
3329 }
3330 return;
3331 }
3332
3333 /*
3334 * according to old code it should be avoided to requeue all
3335 * 128 buffers in order to benefit from PCI avoidance.
3336 * this function keeps at least one buffer (the buffer at
3337 * 'index') un-requeued -> this buffer is the first buffer that
3338 * will be requeued the next time
3339 */
3340 if (card->options.performance_stats) {
3341 card->perf_stats.inbound_do_qdio_cnt++;
3342 card->perf_stats.inbound_do_qdio_start_time =
3343 qeth_get_micros();
3344 }
3345 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
3346 queue->next_buf_to_init, count);
3347 if (card->options.performance_stats)
3348 card->perf_stats.inbound_do_qdio_time +=
3349 qeth_get_micros() -
3350 card->perf_stats.inbound_do_qdio_start_time;
3351 if (rc) {
3352 QETH_CARD_TEXT(card, 2, "qinberr");
3353 }
3354 queue->next_buf_to_init = (queue->next_buf_to_init + count) %
3355 QDIO_MAX_BUFFERS_PER_Q;
3356 }
3357 }
3358 EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
3359
3360 static int qeth_handle_send_error(struct qeth_card *card,
3361 struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
3362 {
3363 int sbalf15 = buffer->buffer->element[15].sflags;
3364
3365 QETH_CARD_TEXT(card, 6, "hdsnderr");
3366 if (card->info.type == QETH_CARD_TYPE_IQD) {
3367 if (sbalf15 == 0) {
3368 qdio_err = 0;
3369 } else {
3370 qdio_err = 1;
3371 }
3372 }
3373 qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
3374
3375 if (!qdio_err)
3376 return QETH_SEND_ERROR_NONE;
3377
3378 if ((sbalf15 >= 15) && (sbalf15 <= 31))
3379 return QETH_SEND_ERROR_RETRY;
3380
3381 QETH_CARD_TEXT(card, 1, "lnkfail");
3382 QETH_CARD_TEXT_(card, 1, "%04x %02x",
3383 (u16)qdio_err, (u8)sbalf15);
3384 return QETH_SEND_ERROR_LINK_FAILURE;
3385 }
3386
3387 /*
3388 * Switched to packing state if the number of used buffers on a queue
3389 * reaches a certain limit.
3390 */
3391 static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
3392 {
3393 if (!queue->do_pack) {
3394 if (atomic_read(&queue->used_buffers)
3395 >= QETH_HIGH_WATERMARK_PACK){
3396 /* switch non-PACKING -> PACKING */
3397 QETH_CARD_TEXT(queue->card, 6, "np->pack");
3398 if (queue->card->options.performance_stats)
3399 queue->card->perf_stats.sc_dp_p++;
3400 queue->do_pack = 1;
3401 }
3402 }
3403 }
3404
3405 /*
3406 * Switches from packing to non-packing mode. If there is a packing
3407 * buffer on the queue this buffer will be prepared to be flushed.
3408 * In that case 1 is returned to inform the caller. If no buffer
3409 * has to be flushed, zero is returned.
3410 */
3411 static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
3412 {
3413 struct qeth_qdio_out_buffer *buffer;
3414 int flush_count = 0;
3415
3416 if (queue->do_pack) {
3417 if (atomic_read(&queue->used_buffers)
3418 <= QETH_LOW_WATERMARK_PACK) {
3419 /* switch PACKING -> non-PACKING */
3420 QETH_CARD_TEXT(queue->card, 6, "pack->np");
3421 if (queue->card->options.performance_stats)
3422 queue->card->perf_stats.sc_p_dp++;
3423 queue->do_pack = 0;
3424 /* flush packing buffers */
3425 buffer = queue->bufs[queue->next_buf_to_fill];
3426 if ((atomic_read(&buffer->state) ==
3427 QETH_QDIO_BUF_EMPTY) &&
3428 (buffer->next_element_to_fill > 0)) {
3429 atomic_set(&buffer->state,
3430 QETH_QDIO_BUF_PRIMED);
3431 flush_count++;
3432 queue->next_buf_to_fill =
3433 (queue->next_buf_to_fill + 1) %
3434 QDIO_MAX_BUFFERS_PER_Q;
3435 }
3436 }
3437 }
3438 return flush_count;
3439 }
3440
3441
3442 /*
3443 * Called to flush a packing buffer if no more pci flags are on the queue.
3444 * Checks if there is a packing buffer and prepares it to be flushed.
3445 * In that case returns 1, otherwise zero.
3446 */
3447 static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
3448 {
3449 struct qeth_qdio_out_buffer *buffer;
3450
3451 buffer = queue->bufs[queue->next_buf_to_fill];
3452 if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
3453 (buffer->next_element_to_fill > 0)) {
3454 /* it's a packing buffer */
3455 atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
3456 queue->next_buf_to_fill =
3457 (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
3458 return 1;
3459 }
3460 return 0;
3461 }
3462
3463 static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
3464 int count)
3465 {
3466 struct qeth_qdio_out_buffer *buf;
3467 int rc;
3468 int i;
3469 unsigned int qdio_flags;
3470
3471 for (i = index; i < index + count; ++i) {
3472 int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
3473 buf = queue->bufs[bidx];
3474 buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
3475 SBAL_EFLAGS_LAST_ENTRY;
3476
3477 if (queue->bufstates)
3478 queue->bufstates[bidx].user = buf;
3479
3480 if (queue->card->info.type == QETH_CARD_TYPE_IQD)
3481 continue;
3482
3483 if (!queue->do_pack) {
3484 if ((atomic_read(&queue->used_buffers) >=
3485 (QETH_HIGH_WATERMARK_PACK -
3486 QETH_WATERMARK_PACK_FUZZ)) &&
3487 !atomic_read(&queue->set_pci_flags_count)) {
3488 /* it's likely that we'll go to packing
3489 * mode soon */
3490 atomic_inc(&queue->set_pci_flags_count);
3491 buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
3492 }
3493 } else {
3494 if (!atomic_read(&queue->set_pci_flags_count)) {
3495 /*
3496 * there's no outstanding PCI any more, so we
3497 * have to request a PCI to be sure the the PCI
3498 * will wake at some time in the future then we
3499 * can flush packed buffers that might still be
3500 * hanging around, which can happen if no
3501 * further send was requested by the stack
3502 */
3503 atomic_inc(&queue->set_pci_flags_count);
3504 buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
3505 }
3506 }
3507 }
3508
3509 queue->card->dev->trans_start = jiffies;
3510 if (queue->card->options.performance_stats) {
3511 queue->card->perf_stats.outbound_do_qdio_cnt++;
3512 queue->card->perf_stats.outbound_do_qdio_start_time =
3513 qeth_get_micros();
3514 }
3515 qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
3516 if (atomic_read(&queue->set_pci_flags_count))
3517 qdio_flags |= QDIO_FLAG_PCI_OUT;
3518 rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
3519 queue->queue_no, index, count);
3520 if (queue->card->options.performance_stats)
3521 queue->card->perf_stats.outbound_do_qdio_time +=
3522 qeth_get_micros() -
3523 queue->card->perf_stats.outbound_do_qdio_start_time;
3524 atomic_add(count, &queue->used_buffers);
3525 if (rc) {
3526 queue->card->stats.tx_errors += count;
3527 /* ignore temporary SIGA errors without busy condition */
3528 if (rc == -ENOBUFS)
3529 return;
3530 QETH_CARD_TEXT(queue->card, 2, "flushbuf");
3531 QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
3532 QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
3533 QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
3534 QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
3535
3536 /* this must not happen under normal circumstances. if it
3537 * happens something is really wrong -> recover */
3538 qeth_schedule_recovery(queue->card);
3539 return;
3540 }
3541 if (queue->card->options.performance_stats)
3542 queue->card->perf_stats.bufs_sent += count;
3543 }
3544
3545 static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
3546 {
3547 int index;
3548 int flush_cnt = 0;
3549 int q_was_packing = 0;
3550
3551 /*
3552 * check if weed have to switch to non-packing mode or if
3553 * we have to get a pci flag out on the queue
3554 */
3555 if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
3556 !atomic_read(&queue->set_pci_flags_count)) {
3557 if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
3558 QETH_OUT_Q_UNLOCKED) {
3559 /*
3560 * If we get in here, there was no action in
3561 * do_send_packet. So, we check if there is a
3562 * packing buffer to be flushed here.
3563 */
3564 netif_stop_queue(queue->card->dev);
3565 index = queue->next_buf_to_fill;
3566 q_was_packing = queue->do_pack;
3567 /* queue->do_pack may change */
3568 barrier();
3569 flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
3570 if (!flush_cnt &&
3571 !atomic_read(&queue->set_pci_flags_count))
3572 flush_cnt +=
3573 qeth_flush_buffers_on_no_pci(queue);
3574 if (queue->card->options.performance_stats &&
3575 q_was_packing)
3576 queue->card->perf_stats.bufs_sent_pack +=
3577 flush_cnt;
3578 if (flush_cnt)
3579 qeth_flush_buffers(queue, index, flush_cnt);
3580 atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
3581 }
3582 }
3583 }
3584
3585 void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
3586 unsigned long card_ptr)
3587 {
3588 struct qeth_card *card = (struct qeth_card *)card_ptr;
3589
3590 if (card->dev && (card->dev->flags & IFF_UP))
3591 napi_schedule(&card->napi);
3592 }
3593 EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
3594
3595 int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
3596 {
3597 int rc;
3598
3599 if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
3600 rc = -1;
3601 goto out;
3602 } else {
3603 if (card->options.cq == cq) {
3604 rc = 0;
3605 goto out;
3606 }
3607
3608 if (card->state != CARD_STATE_DOWN &&
3609 card->state != CARD_STATE_RECOVER) {
3610 rc = -1;
3611 goto out;
3612 }
3613
3614 qeth_free_qdio_buffers(card);
3615 card->options.cq = cq;
3616 rc = 0;
3617 }
3618 out:
3619 return rc;
3620
3621 }
3622 EXPORT_SYMBOL_GPL(qeth_configure_cq);
3623
3624
3625 static void qeth_qdio_cq_handler(struct qeth_card *card,
3626 unsigned int qdio_err,
3627 unsigned int queue, int first_element, int count) {
3628 struct qeth_qdio_q *cq = card->qdio.c_q;
3629 int i;
3630 int rc;
3631
3632 if (!qeth_is_cq(card, queue))
3633 goto out;
3634
3635 QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
3636 QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
3637 QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
3638
3639 if (qdio_err) {
3640 netif_stop_queue(card->dev);
3641 qeth_schedule_recovery(card);
3642 goto out;
3643 }
3644
3645 if (card->options.performance_stats) {
3646 card->perf_stats.cq_cnt++;
3647 card->perf_stats.cq_start_time = qeth_get_micros();
3648 }
3649
3650 for (i = first_element; i < first_element + count; ++i) {
3651 int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
3652 struct qdio_buffer *buffer = cq->qdio_bufs[bidx];
3653 int e;
3654
3655 e = 0;
3656 while (buffer->element[e].addr) {
3657 unsigned long phys_aob_addr;
3658
3659 phys_aob_addr = (unsigned long) buffer->element[e].addr;
3660 qeth_qdio_handle_aob(card, phys_aob_addr);
3661 buffer->element[e].addr = NULL;
3662 buffer->element[e].eflags = 0;
3663 buffer->element[e].sflags = 0;
3664 buffer->element[e].length = 0;
3665
3666 ++e;
3667 }
3668
3669 buffer->element[15].eflags = 0;
3670 buffer->element[15].sflags = 0;
3671 }
3672 rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
3673 card->qdio.c_q->next_buf_to_init,
3674 count);
3675 if (rc) {
3676 dev_warn(&card->gdev->dev,
3677 "QDIO reported an error, rc=%i\n", rc);
3678 QETH_CARD_TEXT(card, 2, "qcqherr");
3679 }
3680 card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
3681 + count) % QDIO_MAX_BUFFERS_PER_Q;
3682
3683 netif_wake_queue(card->dev);
3684
3685 if (card->options.performance_stats) {
3686 int delta_t = qeth_get_micros();
3687 delta_t -= card->perf_stats.cq_start_time;
3688 card->perf_stats.cq_time += delta_t;
3689 }
3690 out:
3691 return;
3692 }
3693
3694 void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
3695 unsigned int queue, int first_elem, int count,
3696 unsigned long card_ptr)
3697 {
3698 struct qeth_card *card = (struct qeth_card *)card_ptr;
3699
3700 QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
3701 QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
3702
3703 if (qeth_is_cq(card, queue))
3704 qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
3705 else if (qdio_err)
3706 qeth_schedule_recovery(card);
3707
3708
3709 }
3710 EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
3711
3712 void qeth_qdio_output_handler(struct ccw_device *ccwdev,
3713 unsigned int qdio_error, int __queue, int first_element,
3714 int count, unsigned long card_ptr)
3715 {
3716 struct qeth_card *card = (struct qeth_card *) card_ptr;
3717 struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
3718 struct qeth_qdio_out_buffer *buffer;
3719 int i;
3720
3721 QETH_CARD_TEXT(card, 6, "qdouhdl");
3722 if (qdio_error & QDIO_ERROR_FATAL) {
3723 QETH_CARD_TEXT(card, 2, "achkcond");
3724 netif_stop_queue(card->dev);
3725 qeth_schedule_recovery(card);
3726 return;
3727 }
3728 if (card->options.performance_stats) {
3729 card->perf_stats.outbound_handler_cnt++;
3730 card->perf_stats.outbound_handler_start_time =
3731 qeth_get_micros();
3732 }
3733 for (i = first_element; i < (first_element + count); ++i) {
3734 int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
3735 buffer = queue->bufs[bidx];
3736 qeth_handle_send_error(card, buffer, qdio_error);
3737
3738 if (queue->bufstates &&
3739 (queue->bufstates[bidx].flags &
3740 QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
3741 WARN_ON_ONCE(card->options.cq != QETH_CQ_ENABLED);
3742
3743 if (atomic_cmpxchg(&buffer->state,
3744 QETH_QDIO_BUF_PRIMED,
3745 QETH_QDIO_BUF_PENDING) ==
3746 QETH_QDIO_BUF_PRIMED) {
3747 qeth_notify_skbs(queue, buffer,
3748 TX_NOTIFY_PENDING);
3749 }
3750 buffer->aob = queue->bufstates[bidx].aob;
3751 QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
3752 QETH_CARD_TEXT(queue->card, 5, "aob");
3753 QETH_CARD_TEXT_(queue->card, 5, "%lx",
3754 virt_to_phys(buffer->aob));
3755 if (qeth_init_qdio_out_buf(queue, bidx)) {
3756 QETH_CARD_TEXT(card, 2, "outofbuf");
3757 qeth_schedule_recovery(card);
3758 }
3759 } else {
3760 if (card->options.cq == QETH_CQ_ENABLED) {
3761 enum iucv_tx_notify n;
3762
3763 n = qeth_compute_cq_notification(
3764 buffer->buffer->element[15].sflags, 0);
3765 qeth_notify_skbs(queue, buffer, n);
3766 }
3767
3768 qeth_clear_output_buffer(queue, buffer,
3769 QETH_QDIO_BUF_EMPTY);
3770 }
3771 qeth_cleanup_handled_pending(queue, bidx, 0);
3772 }
3773 atomic_sub(count, &queue->used_buffers);
3774 /* check if we need to do something on this outbound queue */
3775 if (card->info.type != QETH_CARD_TYPE_IQD)
3776 qeth_check_outbound_queue(queue);
3777
3778 netif_wake_queue(queue->card->dev);
3779 if (card->options.performance_stats)
3780 card->perf_stats.outbound_handler_time += qeth_get_micros() -
3781 card->perf_stats.outbound_handler_start_time;
3782 }
3783 EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
3784
3785 /**
3786 * Note: Function assumes that we have 4 outbound queues.
3787 */
3788 int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
3789 int ipv, int cast_type)
3790 {
3791 __be16 *tci;
3792 u8 tos;
3793
3794 if (cast_type && card->info.is_multicast_different)
3795 return card->info.is_multicast_different &
3796 (card->qdio.no_out_queues - 1);
3797
3798 switch (card->qdio.do_prio_queueing) {
3799 case QETH_PRIO_Q_ING_TOS:
3800 case QETH_PRIO_Q_ING_PREC:
3801 switch (ipv) {
3802 case 4:
3803 tos = ipv4_get_dsfield(ip_hdr(skb));
3804 break;
3805 case 6:
3806 tos = ipv6_get_dsfield(ipv6_hdr(skb));
3807 break;
3808 default:
3809 return card->qdio.default_out_queue;
3810 }
3811 if (card->qdio.do_prio_queueing == QETH_PRIO_Q_ING_PREC)
3812 return ~tos >> 6 & 3;
3813 if (tos & IPTOS_MINCOST)
3814 return 3;
3815 if (tos & IPTOS_RELIABILITY)
3816 return 2;
3817 if (tos & IPTOS_THROUGHPUT)
3818 return 1;
3819 if (tos & IPTOS_LOWDELAY)
3820 return 0;
3821 break;
3822 case QETH_PRIO_Q_ING_SKB:
3823 if (skb->priority > 5)
3824 return 0;
3825 return ~skb->priority >> 1 & 3;
3826 case QETH_PRIO_Q_ING_VLAN:
3827 tci = &((struct ethhdr *)skb->data)->h_proto;
3828 if (*tci == ETH_P_8021Q)
3829 return ~*(tci + 1) >> (VLAN_PRIO_SHIFT + 1) & 3;
3830 break;
3831 default:
3832 break;
3833 }
3834 return card->qdio.default_out_queue;
3835 }
3836 EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
3837
3838 int qeth_get_elements_for_frags(struct sk_buff *skb)
3839 {
3840 int cnt, length, e, elements = 0;
3841 struct skb_frag_struct *frag;
3842 char *data;
3843
3844 for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
3845 frag = &skb_shinfo(skb)->frags[cnt];
3846 data = (char *)page_to_phys(skb_frag_page(frag)) +
3847 frag->page_offset;
3848 length = frag->size;
3849 e = PFN_UP((unsigned long)data + length - 1) -
3850 PFN_DOWN((unsigned long)data);
3851 elements += e;
3852 }
3853 return elements;
3854 }
3855 EXPORT_SYMBOL_GPL(qeth_get_elements_for_frags);
3856
3857 int qeth_get_elements_no(struct qeth_card *card,
3858 struct sk_buff *skb, int elems)
3859 {
3860 int dlen = skb->len - skb->data_len;
3861 int elements_needed = PFN_UP((unsigned long)skb->data + dlen - 1) -
3862 PFN_DOWN((unsigned long)skb->data);
3863
3864 elements_needed += qeth_get_elements_for_frags(skb);
3865
3866 if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
3867 QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
3868 "(Number=%d / Length=%d). Discarded.\n",
3869 (elements_needed+elems), skb->len);
3870 return 0;
3871 }
3872 return elements_needed;
3873 }
3874 EXPORT_SYMBOL_GPL(qeth_get_elements_no);
3875
3876 int qeth_hdr_chk_and_bounce(struct sk_buff *skb, struct qeth_hdr **hdr, int len)
3877 {
3878 int hroom, inpage, rest;
3879
3880 if (((unsigned long)skb->data & PAGE_MASK) !=
3881 (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
3882 hroom = skb_headroom(skb);
3883 inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
3884 rest = len - inpage;
3885 if (rest > hroom)
3886 return 1;
3887 memmove(skb->data - rest, skb->data, skb->len - skb->data_len);
3888 skb->data -= rest;
3889 skb->tail -= rest;
3890 *hdr = (struct qeth_hdr *)skb->data;
3891 QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
3892 }
3893 return 0;
3894 }
3895 EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
3896
3897 static inline void __qeth_fill_buffer(struct sk_buff *skb,
3898 struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
3899 int offset)
3900 {
3901 int length = skb->len - skb->data_len;
3902 int length_here;
3903 int element;
3904 char *data;
3905 int first_lap, cnt;
3906 struct skb_frag_struct *frag;
3907
3908 element = *next_element_to_fill;
3909 data = skb->data;
3910 first_lap = (is_tso == 0 ? 1 : 0);
3911
3912 if (offset >= 0) {
3913 data = skb->data + offset;
3914 length -= offset;
3915 first_lap = 0;
3916 }
3917
3918 while (length > 0) {
3919 /* length_here is the remaining amount of data in this page */
3920 length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
3921 if (length < length_here)
3922 length_here = length;
3923
3924 buffer->element[element].addr = data;
3925 buffer->element[element].length = length_here;
3926 length -= length_here;
3927 if (!length) {
3928 if (first_lap)
3929 if (skb_shinfo(skb)->nr_frags)
3930 buffer->element[element].eflags =
3931 SBAL_EFLAGS_FIRST_FRAG;
3932 else
3933 buffer->element[element].eflags = 0;
3934 else
3935 buffer->element[element].eflags =
3936 SBAL_EFLAGS_MIDDLE_FRAG;
3937 } else {
3938 if (first_lap)
3939 buffer->element[element].eflags =
3940 SBAL_EFLAGS_FIRST_FRAG;
3941 else
3942 buffer->element[element].eflags =
3943 SBAL_EFLAGS_MIDDLE_FRAG;
3944 }
3945 data += length_here;
3946 element++;
3947 first_lap = 0;
3948 }
3949
3950 for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
3951 frag = &skb_shinfo(skb)->frags[cnt];
3952 data = (char *)page_to_phys(skb_frag_page(frag)) +
3953 frag->page_offset;
3954 length = frag->size;
3955 while (length > 0) {
3956 length_here = PAGE_SIZE -
3957 ((unsigned long) data % PAGE_SIZE);
3958 if (length < length_here)
3959 length_here = length;
3960
3961 buffer->element[element].addr = data;
3962 buffer->element[element].length = length_here;
3963 buffer->element[element].eflags =
3964 SBAL_EFLAGS_MIDDLE_FRAG;
3965 length -= length_here;
3966 data += length_here;
3967 element++;
3968 }
3969 }
3970
3971 if (buffer->element[element - 1].eflags)
3972 buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
3973 *next_element_to_fill = element;
3974 }
3975
3976 static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
3977 struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
3978 struct qeth_hdr *hdr, int offset, int hd_len)
3979 {
3980 struct qdio_buffer *buffer;
3981 int flush_cnt = 0, hdr_len, large_send = 0;
3982
3983 buffer = buf->buffer;
3984 atomic_inc(&skb->users);
3985 skb_queue_tail(&buf->skb_list, skb);
3986
3987 /*check first on TSO ....*/
3988 if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
3989 int element = buf->next_element_to_fill;
3990
3991 hdr_len = sizeof(struct qeth_hdr_tso) +
3992 ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
3993 /*fill first buffer entry only with header information */
3994 buffer->element[element].addr = skb->data;
3995 buffer->element[element].length = hdr_len;
3996 buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
3997 buf->next_element_to_fill++;
3998 skb->data += hdr_len;
3999 skb->len -= hdr_len;
4000 large_send = 1;
4001 }
4002
4003 if (offset >= 0) {
4004 int element = buf->next_element_to_fill;
4005 buffer->element[element].addr = hdr;
4006 buffer->element[element].length = sizeof(struct qeth_hdr) +
4007 hd_len;
4008 buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
4009 buf->is_header[element] = 1;
4010 buf->next_element_to_fill++;
4011 }
4012
4013 __qeth_fill_buffer(skb, buffer, large_send,
4014 (int *)&buf->next_element_to_fill, offset);
4015
4016 if (!queue->do_pack) {
4017 QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
4018 /* set state to PRIMED -> will be flushed */
4019 atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
4020 flush_cnt = 1;
4021 } else {
4022 QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
4023 if (queue->card->options.performance_stats)
4024 queue->card->perf_stats.skbs_sent_pack++;
4025 if (buf->next_element_to_fill >=
4026 QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
4027 /*
4028 * packed buffer if full -> set state PRIMED
4029 * -> will be flushed
4030 */
4031 atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
4032 flush_cnt = 1;
4033 }
4034 }
4035 return flush_cnt;
4036 }
4037
4038 int qeth_do_send_packet_fast(struct qeth_card *card,
4039 struct qeth_qdio_out_q *queue, struct sk_buff *skb,
4040 struct qeth_hdr *hdr, int elements_needed,
4041 int offset, int hd_len)
4042 {
4043 struct qeth_qdio_out_buffer *buffer;
4044 int index;
4045
4046 /* spin until we get the queue ... */
4047 while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
4048 QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
4049 /* ... now we've got the queue */
4050 index = queue->next_buf_to_fill;
4051 buffer = queue->bufs[queue->next_buf_to_fill];
4052 /*
4053 * check if buffer is empty to make sure that we do not 'overtake'
4054 * ourselves and try to fill a buffer that is already primed
4055 */
4056 if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
4057 goto out;
4058 queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
4059 QDIO_MAX_BUFFERS_PER_Q;
4060 atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
4061 qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
4062 qeth_flush_buffers(queue, index, 1);
4063 return 0;
4064 out:
4065 atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
4066 return -EBUSY;
4067 }
4068 EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
4069
4070 int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
4071 struct sk_buff *skb, struct qeth_hdr *hdr,
4072 int elements_needed)
4073 {
4074 struct qeth_qdio_out_buffer *buffer;
4075 int start_index;
4076 int flush_count = 0;
4077 int do_pack = 0;
4078 int tmp;
4079 int rc = 0;
4080
4081 /* spin until we get the queue ... */
4082 while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
4083 QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
4084 start_index = queue->next_buf_to_fill;
4085 buffer = queue->bufs[queue->next_buf_to_fill];
4086 /*
4087 * check if buffer is empty to make sure that we do not 'overtake'
4088 * ourselves and try to fill a buffer that is already primed
4089 */
4090 if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
4091 atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
4092 return -EBUSY;
4093 }
4094 /* check if we need to switch packing state of this queue */
4095 qeth_switch_to_packing_if_needed(queue);
4096 if (queue->do_pack) {
4097 do_pack = 1;
4098 /* does packet fit in current buffer? */
4099 if ((QETH_MAX_BUFFER_ELEMENTS(card) -
4100 buffer->next_element_to_fill) < elements_needed) {
4101 /* ... no -> set state PRIMED */
4102 atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
4103 flush_count++;
4104 queue->next_buf_to_fill =
4105 (queue->next_buf_to_fill + 1) %
4106 QDIO_MAX_BUFFERS_PER_Q;
4107 buffer = queue->bufs[queue->next_buf_to_fill];
4108 /* we did a step forward, so check buffer state
4109 * again */
4110 if (atomic_read(&buffer->state) !=
4111 QETH_QDIO_BUF_EMPTY) {
4112 qeth_flush_buffers(queue, start_index,
4113 flush_count);
4114 atomic_set(&queue->state,
4115 QETH_OUT_Q_UNLOCKED);
4116 return -EBUSY;
4117 }
4118 }
4119 }
4120 tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
4121 queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
4122 QDIO_MAX_BUFFERS_PER_Q;
4123 flush_count += tmp;
4124 if (flush_count)
4125 qeth_flush_buffers(queue, start_index, flush_count);
4126 else if (!atomic_read(&queue->set_pci_flags_count))
4127 atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
4128 /*
4129 * queue->state will go from LOCKED -> UNLOCKED or from
4130 * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
4131 * (switch packing state or flush buffer to get another pci flag out).
4132 * In that case we will enter this loop
4133 */
4134 while (atomic_dec_return(&queue->state)) {
4135 flush_count = 0;
4136 start_index = queue->next_buf_to_fill;
4137 /* check if we can go back to non-packing state */
4138 flush_count += qeth_switch_to_nonpacking_if_needed(queue);
4139 /*
4140 * check if we need to flush a packing buffer to get a pci
4141 * flag out on the queue
4142 */
4143 if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
4144 flush_count += qeth_flush_buffers_on_no_pci(queue);
4145 if (flush_count)
4146 qeth_flush_buffers(queue, start_index, flush_count);
4147 }
4148 /* at this point the queue is UNLOCKED again */
4149 if (queue->card->options.performance_stats && do_pack)
4150 queue->card->perf_stats.bufs_sent_pack += flush_count;
4151
4152 return rc;
4153 }
4154 EXPORT_SYMBOL_GPL(qeth_do_send_packet);
4155
4156 static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
4157 struct qeth_reply *reply, unsigned long data)
4158 {
4159 struct qeth_ipa_cmd *cmd;
4160 struct qeth_ipacmd_setadpparms *setparms;
4161
4162 QETH_CARD_TEXT(card, 4, "prmadpcb");
4163
4164 cmd = (struct qeth_ipa_cmd *) data;
4165 setparms = &(cmd->data.setadapterparms);
4166
4167 qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
4168 if (cmd->hdr.return_code) {
4169 QETH_CARD_TEXT_(card, 4, "prmrc%x", cmd->hdr.return_code);
4170 setparms->data.mode = SET_PROMISC_MODE_OFF;
4171 }
4172 card->info.promisc_mode = setparms->data.mode;
4173 return 0;
4174 }
4175
4176 void qeth_setadp_promisc_mode(struct qeth_card *card)
4177 {
4178 enum qeth_ipa_promisc_modes mode;
4179 struct net_device *dev = card->dev;
4180 struct qeth_cmd_buffer *iob;
4181 struct qeth_ipa_cmd *cmd;
4182
4183 QETH_CARD_TEXT(card, 4, "setprom");
4184
4185 if (((dev->flags & IFF_PROMISC) &&
4186 (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
4187 (!(dev->flags & IFF_PROMISC) &&
4188 (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
4189 return;
4190 mode = SET_PROMISC_MODE_OFF;
4191 if (dev->flags & IFF_PROMISC)
4192 mode = SET_PROMISC_MODE_ON;
4193 QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
4194
4195 iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
4196 sizeof(struct qeth_ipacmd_setadpparms));
4197 cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
4198 cmd->data.setadapterparms.data.mode = mode;
4199 qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
4200 }
4201 EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
4202
4203 int qeth_change_mtu(struct net_device *dev, int new_mtu)
4204 {
4205 struct qeth_card *card;
4206 char dbf_text[15];
4207
4208 card = dev->ml_priv;
4209
4210 QETH_CARD_TEXT(card, 4, "chgmtu");
4211 sprintf(dbf_text, "%8x", new_mtu);
4212 QETH_CARD_TEXT(card, 4, dbf_text);
4213
4214 if (new_mtu < 64)
4215 return -EINVAL;
4216 if (new_mtu > 65535)
4217 return -EINVAL;
4218 if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
4219 (!qeth_mtu_is_valid(card, new_mtu)))
4220 return -EINVAL;
4221 dev->mtu = new_mtu;
4222 return 0;
4223 }
4224 EXPORT_SYMBOL_GPL(qeth_change_mtu);
4225
4226 struct net_device_stats *qeth_get_stats(struct net_device *dev)
4227 {
4228 struct qeth_card *card;
4229
4230 card = dev->ml_priv;
4231
4232 QETH_CARD_TEXT(card, 5, "getstat");
4233
4234 return &card->stats;
4235 }
4236 EXPORT_SYMBOL_GPL(qeth_get_stats);
4237
4238 static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
4239 struct qeth_reply *reply, unsigned long data)
4240 {
4241 struct qeth_ipa_cmd *cmd;
4242
4243 QETH_CARD_TEXT(card, 4, "chgmaccb");
4244
4245 cmd = (struct qeth_ipa_cmd *) data;
4246 if (!card->options.layer2 ||
4247 !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
4248 memcpy(card->dev->dev_addr,
4249 &cmd->data.setadapterparms.data.change_addr.addr,
4250 OSA_ADDR_LEN);
4251 card->info.mac_bits |= QETH_LAYER2_MAC_READ;
4252 }
4253 qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
4254 return 0;
4255 }
4256
4257 int qeth_setadpparms_change_macaddr(struct qeth_card *card)
4258 {
4259 int rc;
4260 struct qeth_cmd_buffer *iob;
4261 struct qeth_ipa_cmd *cmd;
4262
4263 QETH_CARD_TEXT(card, 4, "chgmac");
4264
4265 iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
4266 sizeof(struct qeth_ipacmd_setadpparms));
4267 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
4268 cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
4269 cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
4270 memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
4271 card->dev->dev_addr, OSA_ADDR_LEN);
4272 rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
4273 NULL);
4274 return rc;
4275 }
4276 EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
4277
4278 static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
4279 struct qeth_reply *reply, unsigned long data)
4280 {
4281 struct qeth_ipa_cmd *cmd;
4282 struct qeth_set_access_ctrl *access_ctrl_req;
4283 int fallback = *(int *)reply->param;
4284
4285 QETH_CARD_TEXT(card, 4, "setaccb");
4286
4287 cmd = (struct qeth_ipa_cmd *) data;
4288 access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
4289 QETH_DBF_TEXT_(SETUP, 2, "setaccb");
4290 QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
4291 QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
4292 cmd->data.setadapterparms.hdr.return_code);
4293 if (cmd->data.setadapterparms.hdr.return_code !=
4294 SET_ACCESS_CTRL_RC_SUCCESS)
4295 QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
4296 card->gdev->dev.kobj.name,
4297 access_ctrl_req->subcmd_code,
4298 cmd->data.setadapterparms.hdr.return_code);
4299 switch (cmd->data.setadapterparms.hdr.return_code) {
4300 case SET_ACCESS_CTRL_RC_SUCCESS:
4301 if (card->options.isolation == ISOLATION_MODE_NONE) {
4302 dev_info(&card->gdev->dev,
4303 "QDIO data connection isolation is deactivated\n");
4304 } else {
4305 dev_info(&card->gdev->dev,
4306 "QDIO data connection isolation is activated\n");
4307 }
4308 break;
4309 case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
4310 QETH_DBF_MESSAGE(2, "%s QDIO data connection isolation already "
4311 "deactivated\n", dev_name(&card->gdev->dev));
4312 if (fallback)
4313 card->options.isolation = card->options.prev_isolation;
4314 break;
4315 case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
4316 QETH_DBF_MESSAGE(2, "%s QDIO data connection isolation already"
4317 " activated\n", dev_name(&card->gdev->dev));
4318 if (fallback)
4319 card->options.isolation = card->options.prev_isolation;
4320 break;
4321 case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
4322 dev_err(&card->gdev->dev, "Adapter does not "
4323 "support QDIO data connection isolation\n");
4324 break;
4325 case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
4326 dev_err(&card->gdev->dev,
4327 "Adapter is dedicated. "
4328 "QDIO data connection isolation not supported\n");
4329 if (fallback)
4330 card->options.isolation = card->options.prev_isolation;
4331 break;
4332 case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
4333 dev_err(&card->gdev->dev,
4334 "TSO does not permit QDIO data connection isolation\n");
4335 if (fallback)
4336 card->options.isolation = card->options.prev_isolation;
4337 break;
4338 case SET_ACCESS_CTRL_RC_REFLREL_UNSUPPORTED:
4339 dev_err(&card->gdev->dev, "The adjacent switch port does not "
4340 "support reflective relay mode\n");
4341 if (fallback)
4342 card->options.isolation = card->options.prev_isolation;
4343 break;
4344 case SET_ACCESS_CTRL_RC_REFLREL_FAILED:
4345 dev_err(&card->gdev->dev, "The reflective relay mode cannot be "
4346 "enabled at the adjacent switch port");
4347 if (fallback)
4348 card->options.isolation = card->options.prev_isolation;
4349 break;
4350 case SET_ACCESS_CTRL_RC_REFLREL_DEACT_FAILED:
4351 dev_warn(&card->gdev->dev, "Turning off reflective relay mode "
4352 "at the adjacent switch failed\n");
4353 break;
4354 default:
4355 /* this should never happen */
4356 if (fallback)
4357 card->options.isolation = card->options.prev_isolation;
4358 break;
4359 }
4360 qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
4361 return 0;
4362 }
4363
4364 static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
4365 enum qeth_ipa_isolation_modes isolation, int fallback)
4366 {
4367 int rc;
4368 struct qeth_cmd_buffer *iob;
4369 struct qeth_ipa_cmd *cmd;
4370 struct qeth_set_access_ctrl *access_ctrl_req;
4371
4372 QETH_CARD_TEXT(card, 4, "setacctl");
4373
4374 QETH_DBF_TEXT_(SETUP, 2, "setacctl");
4375 QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
4376
4377 iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
4378 sizeof(struct qeth_ipacmd_setadpparms_hdr) +
4379 sizeof(struct qeth_set_access_ctrl));
4380 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
4381 access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
4382 access_ctrl_req->subcmd_code = isolation;
4383
4384 rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
4385 &fallback);
4386 QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
4387 return rc;
4388 }
4389
4390 int qeth_set_access_ctrl_online(struct qeth_card *card, int fallback)
4391 {
4392 int rc = 0;
4393
4394 QETH_CARD_TEXT(card, 4, "setactlo");
4395
4396 if ((card->info.type == QETH_CARD_TYPE_OSD ||
4397 card->info.type == QETH_CARD_TYPE_OSX) &&
4398 qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
4399 rc = qeth_setadpparms_set_access_ctrl(card,
4400 card->options.isolation, fallback);
4401 if (rc) {
4402 QETH_DBF_MESSAGE(3,
4403 "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
4404 card->gdev->dev.kobj.name,
4405 rc);
4406 rc = -EOPNOTSUPP;
4407 }
4408 } else if (card->options.isolation != ISOLATION_MODE_NONE) {
4409 card->options.isolation = ISOLATION_MODE_NONE;
4410
4411 dev_err(&card->gdev->dev, "Adapter does not "
4412 "support QDIO data connection isolation\n");
4413 rc = -EOPNOTSUPP;
4414 }
4415 return rc;
4416 }
4417 EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
4418
4419 void qeth_tx_timeout(struct net_device *dev)
4420 {
4421 struct qeth_card *card;
4422
4423 card = dev->ml_priv;
4424 QETH_CARD_TEXT(card, 4, "txtimeo");
4425 card->stats.tx_errors++;
4426 qeth_schedule_recovery(card);
4427 }
4428 EXPORT_SYMBOL_GPL(qeth_tx_timeout);
4429
4430 int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
4431 {
4432 struct qeth_card *card = dev->ml_priv;
4433 int rc = 0;
4434
4435 switch (regnum) {
4436 case MII_BMCR: /* Basic mode control register */
4437 rc = BMCR_FULLDPLX;
4438 if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
4439 (card->info.link_type != QETH_LINK_TYPE_OSN) &&
4440 (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
4441 rc |= BMCR_SPEED100;
4442 break;
4443 case MII_BMSR: /* Basic mode status register */
4444 rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
4445 BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
4446 BMSR_100BASE4;
4447 break;
4448 case MII_PHYSID1: /* PHYS ID 1 */
4449 rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
4450 dev->dev_addr[2];
4451 rc = (rc >> 5) & 0xFFFF;
4452 break;
4453 case MII_PHYSID2: /* PHYS ID 2 */
4454 rc = (dev->dev_addr[2] << 10) & 0xFFFF;
4455 break;
4456 case MII_ADVERTISE: /* Advertisement control reg */
4457 rc = ADVERTISE_ALL;
4458 break;
4459 case MII_LPA: /* Link partner ability reg */
4460 rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
4461 LPA_100BASE4 | LPA_LPACK;
4462 break;
4463 case MII_EXPANSION: /* Expansion register */
4464 break;
4465 case MII_DCOUNTER: /* disconnect counter */
4466 break;
4467 case MII_FCSCOUNTER: /* false carrier counter */
4468 break;
4469 case MII_NWAYTEST: /* N-way auto-neg test register */
4470 break;
4471 case MII_RERRCOUNTER: /* rx error counter */
4472 rc = card->stats.rx_errors;
4473 break;
4474 case MII_SREVISION: /* silicon revision */
4475 break;
4476 case MII_RESV1: /* reserved 1 */
4477 break;
4478 case MII_LBRERROR: /* loopback, rx, bypass error */
4479 break;
4480 case MII_PHYADDR: /* physical address */
4481 break;
4482 case MII_RESV2: /* reserved 2 */
4483 break;
4484 case MII_TPISTATUS: /* TPI status for 10mbps */
4485 break;
4486 case MII_NCONFIG: /* network interface config */
4487 break;
4488 default:
4489 break;
4490 }
4491 return rc;
4492 }
4493 EXPORT_SYMBOL_GPL(qeth_mdio_read);
4494
4495 static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
4496 struct qeth_cmd_buffer *iob, int len,
4497 int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
4498 unsigned long),
4499 void *reply_param)
4500 {
4501 u16 s1, s2;
4502
4503 QETH_CARD_TEXT(card, 4, "sendsnmp");
4504
4505 memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
4506 memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
4507 &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
4508 /* adjust PDU length fields in IPA_PDU_HEADER */
4509 s1 = (u32) IPA_PDU_HEADER_SIZE + len;
4510 s2 = (u32) len;
4511 memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
4512 memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
4513 memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
4514 memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
4515 return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
4516 reply_cb, reply_param);
4517 }
4518
4519 static int qeth_snmp_command_cb(struct qeth_card *card,
4520 struct qeth_reply *reply, unsigned long sdata)
4521 {
4522 struct qeth_ipa_cmd *cmd;
4523 struct qeth_arp_query_info *qinfo;
4524 struct qeth_snmp_cmd *snmp;
4525 unsigned char *data;
4526 __u16 data_len;
4527
4528 QETH_CARD_TEXT(card, 3, "snpcmdcb");
4529
4530 cmd = (struct qeth_ipa_cmd *) sdata;
4531 data = (unsigned char *)((char *)cmd - reply->offset);
4532 qinfo = (struct qeth_arp_query_info *) reply->param;
4533 snmp = &cmd->data.setadapterparms.data.snmp;
4534
4535 if (cmd->hdr.return_code) {
4536 QETH_CARD_TEXT_(card, 4, "scer1%x", cmd->hdr.return_code);
4537 return 0;
4538 }
4539 if (cmd->data.setadapterparms.hdr.return_code) {
4540 cmd->hdr.return_code =
4541 cmd->data.setadapterparms.hdr.return_code;
4542 QETH_CARD_TEXT_(card, 4, "scer2%x", cmd->hdr.return_code);
4543 return 0;
4544 }
4545 data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
4546 if (cmd->data.setadapterparms.hdr.seq_no == 1)
4547 data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
4548 else
4549 data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
4550
4551 /* check if there is enough room in userspace */
4552 if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
4553 QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
4554 cmd->hdr.return_code = IPA_RC_ENOMEM;
4555 return 0;
4556 }
4557 QETH_CARD_TEXT_(card, 4, "snore%i",
4558 cmd->data.setadapterparms.hdr.used_total);
4559 QETH_CARD_TEXT_(card, 4, "sseqn%i",
4560 cmd->data.setadapterparms.hdr.seq_no);
4561 /*copy entries to user buffer*/
4562 if (cmd->data.setadapterparms.hdr.seq_no == 1) {
4563 memcpy(qinfo->udata + qinfo->udata_offset,
4564 (char *)snmp,
4565 data_len + offsetof(struct qeth_snmp_cmd, data));
4566 qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
4567 } else {
4568 memcpy(qinfo->udata + qinfo->udata_offset,
4569 (char *)&snmp->request, data_len);
4570 }
4571 qinfo->udata_offset += data_len;
4572 /* check if all replies received ... */
4573 QETH_CARD_TEXT_(card, 4, "srtot%i",
4574 cmd->data.setadapterparms.hdr.used_total);
4575 QETH_CARD_TEXT_(card, 4, "srseq%i",
4576 cmd->data.setadapterparms.hdr.seq_no);
4577 if (cmd->data.setadapterparms.hdr.seq_no <
4578 cmd->data.setadapterparms.hdr.used_total)
4579 return 1;
4580 return 0;
4581 }
4582
4583 int qeth_snmp_command(struct qeth_card *card, char __user *udata)
4584 {
4585 struct qeth_cmd_buffer *iob;
4586 struct qeth_ipa_cmd *cmd;
4587 struct qeth_snmp_ureq *ureq;
4588 unsigned int req_len;
4589 struct qeth_arp_query_info qinfo = {0, };
4590 int rc = 0;
4591
4592 QETH_CARD_TEXT(card, 3, "snmpcmd");
4593
4594 if (card->info.guestlan)
4595 return -EOPNOTSUPP;
4596
4597 if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
4598 (!card->options.layer2)) {
4599 return -EOPNOTSUPP;
4600 }
4601 /* skip 4 bytes (data_len struct member) to get req_len */
4602 if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
4603 return -EFAULT;
4604 if (req_len > (QETH_BUFSIZE - IPA_PDU_HEADER_SIZE -
4605 sizeof(struct qeth_ipacmd_hdr) -
4606 sizeof(struct qeth_ipacmd_setadpparms_hdr)))
4607 return -EINVAL;
4608 ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
4609 if (IS_ERR(ureq)) {
4610 QETH_CARD_TEXT(card, 2, "snmpnome");
4611 return PTR_ERR(ureq);
4612 }
4613 qinfo.udata_len = ureq->hdr.data_len;
4614 qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
4615 if (!qinfo.udata) {
4616 kfree(ureq);
4617 return -ENOMEM;
4618 }
4619 qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
4620
4621 iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
4622 QETH_SNMP_SETADP_CMDLENGTH + req_len);
4623 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
4624 memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
4625 rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
4626 qeth_snmp_command_cb, (void *)&qinfo);
4627 if (rc)
4628 QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
4629 QETH_CARD_IFNAME(card), rc);
4630 else {
4631 if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
4632 rc = -EFAULT;
4633 }
4634
4635 kfree(ureq);
4636 kfree(qinfo.udata);
4637 return rc;
4638 }
4639 EXPORT_SYMBOL_GPL(qeth_snmp_command);
4640
4641 static int qeth_setadpparms_query_oat_cb(struct qeth_card *card,
4642 struct qeth_reply *reply, unsigned long data)
4643 {
4644 struct qeth_ipa_cmd *cmd;
4645 struct qeth_qoat_priv *priv;
4646 char *resdata;
4647 int resdatalen;
4648
4649 QETH_CARD_TEXT(card, 3, "qoatcb");
4650
4651 cmd = (struct qeth_ipa_cmd *)data;
4652 priv = (struct qeth_qoat_priv *)reply->param;
4653 resdatalen = cmd->data.setadapterparms.hdr.cmdlength;
4654 resdata = (char *)data + 28;
4655
4656 if (resdatalen > (priv->buffer_len - priv->response_len)) {
4657 cmd->hdr.return_code = IPA_RC_FFFF;
4658 return 0;
4659 }
4660
4661 memcpy((priv->buffer + priv->response_len), resdata,
4662 resdatalen);
4663 priv->response_len += resdatalen;
4664
4665 if (cmd->data.setadapterparms.hdr.seq_no <
4666 cmd->data.setadapterparms.hdr.used_total)
4667 return 1;
4668 return 0;
4669 }
4670
4671 int qeth_query_oat_command(struct qeth_card *card, char __user *udata)
4672 {
4673 int rc = 0;
4674 struct qeth_cmd_buffer *iob;
4675 struct qeth_ipa_cmd *cmd;
4676 struct qeth_query_oat *oat_req;
4677 struct qeth_query_oat_data oat_data;
4678 struct qeth_qoat_priv priv;
4679 void __user *tmp;
4680
4681 QETH_CARD_TEXT(card, 3, "qoatcmd");
4682
4683 if (!qeth_adp_supported(card, IPA_SETADP_QUERY_OAT)) {
4684 rc = -EOPNOTSUPP;
4685 goto out;
4686 }
4687
4688 if (copy_from_user(&oat_data, udata,
4689 sizeof(struct qeth_query_oat_data))) {
4690 rc = -EFAULT;
4691 goto out;
4692 }
4693
4694 priv.buffer_len = oat_data.buffer_len;
4695 priv.response_len = 0;
4696 priv.buffer = kzalloc(oat_data.buffer_len, GFP_KERNEL);
4697 if (!priv.buffer) {
4698 rc = -ENOMEM;
4699 goto out;
4700 }
4701
4702 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_OAT,
4703 sizeof(struct qeth_ipacmd_setadpparms_hdr) +
4704 sizeof(struct qeth_query_oat));
4705 cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
4706 oat_req = &cmd->data.setadapterparms.data.query_oat;
4707 oat_req->subcmd_code = oat_data.command;
4708
4709 rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_query_oat_cb,
4710 &priv);
4711 if (!rc) {
4712 if (is_compat_task())
4713 tmp = compat_ptr(oat_data.ptr);
4714 else
4715 tmp = (void __user *)(unsigned long)oat_data.ptr;
4716
4717 if (copy_to_user(tmp, priv.buffer,
4718 priv.response_len)) {
4719 rc = -EFAULT;
4720 goto out_free;
4721 }
4722
4723 oat_data.response_len = priv.response_len;
4724
4725 if (copy_to_user(udata, &oat_data,
4726 sizeof(struct qeth_query_oat_data)))
4727 rc = -EFAULT;
4728 } else
4729 if (rc == IPA_RC_FFFF)
4730 rc = -EFAULT;
4731
4732 out_free:
4733 kfree(priv.buffer);
4734 out:
4735 return rc;
4736 }
4737 EXPORT_SYMBOL_GPL(qeth_query_oat_command);
4738
4739 static int qeth_query_card_info_cb(struct qeth_card *card,
4740 struct qeth_reply *reply, unsigned long data)
4741 {
4742 struct qeth_ipa_cmd *cmd;
4743 struct qeth_query_card_info *card_info;
4744 struct carrier_info *carrier_info;
4745
4746 QETH_CARD_TEXT(card, 2, "qcrdincb");
4747 carrier_info = (struct carrier_info *)reply->param;
4748 cmd = (struct qeth_ipa_cmd *)data;
4749 card_info = &cmd->data.setadapterparms.data.card_info;
4750 if (cmd->data.setadapterparms.hdr.return_code == 0) {
4751 carrier_info->card_type = card_info->card_type;
4752 carrier_info->port_mode = card_info->port_mode;
4753 carrier_info->port_speed = card_info->port_speed;
4754 }
4755
4756 qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
4757 return 0;
4758 }
4759
4760 static int qeth_query_card_info(struct qeth_card *card,
4761 struct carrier_info *carrier_info)
4762 {
4763 struct qeth_cmd_buffer *iob;
4764
4765 QETH_CARD_TEXT(card, 2, "qcrdinfo");
4766 if (!qeth_adp_supported(card, IPA_SETADP_QUERY_CARD_INFO))
4767 return -EOPNOTSUPP;
4768 iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_CARD_INFO,
4769 sizeof(struct qeth_ipacmd_setadpparms_hdr));
4770 return qeth_send_ipa_cmd(card, iob, qeth_query_card_info_cb,
4771 (void *)carrier_info);
4772 }
4773
4774 static inline int qeth_get_qdio_q_format(struct qeth_card *card)
4775 {
4776 switch (card->info.type) {
4777 case QETH_CARD_TYPE_IQD:
4778 return 2;
4779 default:
4780 return 0;
4781 }
4782 }
4783
4784 static void qeth_determine_capabilities(struct qeth_card *card)
4785 {
4786 int rc;
4787 int length;
4788 char *prcd;
4789 struct ccw_device *ddev;
4790 int ddev_offline = 0;
4791
4792 QETH_DBF_TEXT(SETUP, 2, "detcapab");
4793 ddev = CARD_DDEV(card);
4794 if (!ddev->online) {
4795 ddev_offline = 1;
4796 rc = ccw_device_set_online(ddev);
4797 if (rc) {
4798 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
4799 goto out;
4800 }
4801 }
4802
4803 rc = qeth_read_conf_data(card, (void **) &prcd, &length);
4804 if (rc) {
4805 QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
4806 dev_name(&card->gdev->dev), rc);
4807 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
4808 goto out_offline;
4809 }
4810 qeth_configure_unitaddr(card, prcd);
4811 if (ddev_offline)
4812 qeth_configure_blkt_default(card, prcd);
4813 kfree(prcd);
4814
4815 rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
4816 if (rc)
4817 QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
4818
4819 QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
4820 QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
4821 QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
4822 QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
4823 if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
4824 ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
4825 ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
4826 dev_info(&card->gdev->dev,
4827 "Completion Queueing supported\n");
4828 } else {
4829 card->options.cq = QETH_CQ_NOTAVAILABLE;
4830 }
4831
4832
4833 out_offline:
4834 if (ddev_offline == 1)
4835 ccw_device_set_offline(ddev);
4836 out:
4837 return;
4838 }
4839
4840 static inline void qeth_qdio_establish_cq(struct qeth_card *card,
4841 struct qdio_buffer **in_sbal_ptrs,
4842 void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
4843 int i;
4844
4845 if (card->options.cq == QETH_CQ_ENABLED) {
4846 int offset = QDIO_MAX_BUFFERS_PER_Q *
4847 (card->qdio.no_in_queues - 1);
4848 i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
4849 for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
4850 in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
4851 virt_to_phys(card->qdio.c_q->bufs[i].buffer);
4852 }
4853
4854 queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
4855 }
4856 }
4857
4858 static int qeth_qdio_establish(struct qeth_card *card)
4859 {
4860 struct qdio_initialize init_data;
4861 char *qib_param_field;
4862 struct qdio_buffer **in_sbal_ptrs;
4863 void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
4864 struct qdio_buffer **out_sbal_ptrs;
4865 int i, j, k;
4866 int rc = 0;
4867
4868 QETH_DBF_TEXT(SETUP, 2, "qdioest");
4869
4870 qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
4871 GFP_KERNEL);
4872 if (!qib_param_field) {
4873 rc = -ENOMEM;
4874 goto out_free_nothing;
4875 }
4876
4877 qeth_create_qib_param_field(card, qib_param_field);
4878 qeth_create_qib_param_field_blkt(card, qib_param_field);
4879
4880 in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
4881 QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
4882 GFP_KERNEL);
4883 if (!in_sbal_ptrs) {
4884 rc = -ENOMEM;
4885 goto out_free_qib_param;
4886 }
4887 for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
4888 in_sbal_ptrs[i] = (struct qdio_buffer *)
4889 virt_to_phys(card->qdio.in_q->bufs[i].buffer);
4890 }
4891
4892 queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
4893 GFP_KERNEL);
4894 if (!queue_start_poll) {
4895 rc = -ENOMEM;
4896 goto out_free_in_sbals;
4897 }
4898 for (i = 0; i < card->qdio.no_in_queues; ++i)
4899 queue_start_poll[i] = card->discipline->start_poll;
4900
4901 qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
4902
4903 out_sbal_ptrs =
4904 kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
4905 sizeof(void *), GFP_KERNEL);
4906 if (!out_sbal_ptrs) {
4907 rc = -ENOMEM;
4908 goto out_free_queue_start_poll;
4909 }
4910 for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
4911 for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
4912 out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
4913 card->qdio.out_qs[i]->bufs[j]->buffer);
4914 }
4915
4916 memset(&init_data, 0, sizeof(struct qdio_initialize));
4917 init_data.cdev = CARD_DDEV(card);
4918 init_data.q_format = qeth_get_qdio_q_format(card);
4919 init_data.qib_param_field_format = 0;
4920 init_data.qib_param_field = qib_param_field;
4921 init_data.no_input_qs = card->qdio.no_in_queues;
4922 init_data.no_output_qs = card->qdio.no_out_queues;
4923 init_data.input_handler = card->discipline->input_handler;
4924 init_data.output_handler = card->discipline->output_handler;
4925 init_data.queue_start_poll_array = queue_start_poll;
4926 init_data.int_parm = (unsigned long) card;
4927 init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
4928 init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
4929 init_data.output_sbal_state_array = card->qdio.out_bufstates;
4930 init_data.scan_threshold =
4931 (card->info.type == QETH_CARD_TYPE_IQD) ? 1 : 32;
4932
4933 if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
4934 QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
4935 rc = qdio_allocate(&init_data);
4936 if (rc) {
4937 atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
4938 goto out;
4939 }
4940 rc = qdio_establish(&init_data);
4941 if (rc) {
4942 atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
4943 qdio_free(CARD_DDEV(card));
4944 }
4945 }
4946
4947 switch (card->options.cq) {
4948 case QETH_CQ_ENABLED:
4949 dev_info(&card->gdev->dev, "Completion Queue support enabled");
4950 break;
4951 case QETH_CQ_DISABLED:
4952 dev_info(&card->gdev->dev, "Completion Queue support disabled");
4953 break;
4954 default:
4955 break;
4956 }
4957 out:
4958 kfree(out_sbal_ptrs);
4959 out_free_queue_start_poll:
4960 kfree(queue_start_poll);
4961 out_free_in_sbals:
4962 kfree(in_sbal_ptrs);
4963 out_free_qib_param:
4964 kfree(qib_param_field);
4965 out_free_nothing:
4966 return rc;
4967 }
4968
4969 static void qeth_core_free_card(struct qeth_card *card)
4970 {
4971
4972 QETH_DBF_TEXT(SETUP, 2, "freecrd");
4973 QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
4974 qeth_clean_channel(&card->read);
4975 qeth_clean_channel(&card->write);
4976 if (card->dev)
4977 free_netdev(card->dev);
4978 kfree(card->ip_tbd_list);
4979 qeth_free_qdio_buffers(card);
4980 unregister_service_level(&card->qeth_service_level);
4981 kfree(card);
4982 }
4983
4984 void qeth_trace_features(struct qeth_card *card)
4985 {
4986 QETH_CARD_TEXT(card, 2, "features");
4987 QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa4.supported_funcs);
4988 QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa4.enabled_funcs);
4989 QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa6.supported_funcs);
4990 QETH_CARD_TEXT_(card, 2, "%x", card->options.ipa6.enabled_funcs);
4991 QETH_CARD_TEXT_(card, 2, "%x", card->options.adp.supported_funcs);
4992 QETH_CARD_TEXT_(card, 2, "%x", card->options.adp.enabled_funcs);
4993 QETH_CARD_TEXT_(card, 2, "%x", card->info.diagass_support);
4994 }
4995 EXPORT_SYMBOL_GPL(qeth_trace_features);
4996
4997 static struct ccw_device_id qeth_ids[] = {
4998 {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
4999 .driver_info = QETH_CARD_TYPE_OSD},
5000 {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
5001 .driver_info = QETH_CARD_TYPE_IQD},
5002 {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
5003 .driver_info = QETH_CARD_TYPE_OSN},
5004 {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
5005 .driver_info = QETH_CARD_TYPE_OSM},
5006 {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
5007 .driver_info = QETH_CARD_TYPE_OSX},
5008 {},
5009 };
5010 MODULE_DEVICE_TABLE(ccw, qeth_ids);
5011
5012 static struct ccw_driver qeth_ccw_driver = {
5013 .driver = {
5014 .owner = THIS_MODULE,
5015 .name = "qeth",
5016 },
5017 .ids = qeth_ids,
5018 .probe = ccwgroup_probe_ccwdev,
5019 .remove = ccwgroup_remove_ccwdev,
5020 };
5021
5022 int qeth_core_hardsetup_card(struct qeth_card *card)
5023 {
5024 int retries = 3;
5025 int rc;
5026
5027 QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
5028 atomic_set(&card->force_alloc_skb, 0);
5029 qeth_update_from_chp_desc(card);
5030 retry:
5031 if (retries < 3)
5032 QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
5033 dev_name(&card->gdev->dev));
5034 rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
5035 ccw_device_set_offline(CARD_DDEV(card));
5036 ccw_device_set_offline(CARD_WDEV(card));
5037 ccw_device_set_offline(CARD_RDEV(card));
5038 qdio_free(CARD_DDEV(card));
5039 rc = ccw_device_set_online(CARD_RDEV(card));
5040 if (rc)
5041 goto retriable;
5042 rc = ccw_device_set_online(CARD_WDEV(card));
5043 if (rc)
5044 goto retriable;
5045 rc = ccw_device_set_online(CARD_DDEV(card));
5046 if (rc)
5047 goto retriable;
5048 retriable:
5049 if (rc == -ERESTARTSYS) {
5050 QETH_DBF_TEXT(SETUP, 2, "break1");
5051 return rc;
5052 } else if (rc) {
5053 QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
5054 if (--retries < 0)
5055 goto out;
5056 else
5057 goto retry;
5058 }
5059 qeth_determine_capabilities(card);
5060 qeth_init_tokens(card);
5061 qeth_init_func_level(card);
5062 rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
5063 if (rc == -ERESTARTSYS) {
5064 QETH_DBF_TEXT(SETUP, 2, "break2");
5065 return rc;
5066 } else if (rc) {
5067 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
5068 if (--retries < 0)
5069 goto out;
5070 else
5071 goto retry;
5072 }
5073 rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
5074 if (rc == -ERESTARTSYS) {
5075 QETH_DBF_TEXT(SETUP, 2, "break3");
5076 return rc;
5077 } else if (rc) {
5078 QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
5079 if (--retries < 0)
5080 goto out;
5081 else
5082 goto retry;
5083 }
5084 card->read_or_write_problem = 0;
5085 rc = qeth_mpc_initialize(card);
5086 if (rc) {
5087 QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
5088 goto out;
5089 }
5090
5091 card->options.ipa4.supported_funcs = 0;
5092 card->options.adp.supported_funcs = 0;
5093 card->options.sbp.supported_funcs = 0;
5094 card->info.diagass_support = 0;
5095 qeth_query_ipassists(card, QETH_PROT_IPV4);
5096 if (qeth_is_supported(card, IPA_SETADAPTERPARMS))
5097 qeth_query_setadapterparms(card);
5098 if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST))
5099 qeth_query_setdiagass(card);
5100 return 0;
5101 out:
5102 dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
5103 "an error on the device\n");
5104 QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
5105 dev_name(&card->gdev->dev), rc);
5106 return rc;
5107 }
5108 EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
5109
5110 static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
5111 struct qdio_buffer_element *element,
5112 struct sk_buff **pskb, int offset, int *pfrag, int data_len)
5113 {
5114 struct page *page = virt_to_page(element->addr);
5115 if (*pskb == NULL) {
5116 if (qethbuffer->rx_skb) {
5117 /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
5118 *pskb = qethbuffer->rx_skb;
5119 qethbuffer->rx_skb = NULL;
5120 } else {
5121 *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
5122 if (!(*pskb))
5123 return -ENOMEM;
5124 }
5125
5126 skb_reserve(*pskb, ETH_HLEN);
5127 if (data_len <= QETH_RX_PULL_LEN) {
5128 memcpy(skb_put(*pskb, data_len), element->addr + offset,
5129 data_len);
5130 } else {
5131 get_page(page);
5132 memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
5133 element->addr + offset, QETH_RX_PULL_LEN);
5134 skb_fill_page_desc(*pskb, *pfrag, page,
5135 offset + QETH_RX_PULL_LEN,
5136 data_len - QETH_RX_PULL_LEN);
5137 (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
5138 (*pskb)->len += data_len - QETH_RX_PULL_LEN;
5139 (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
5140 (*pfrag)++;
5141 }
5142 } else {
5143 get_page(page);
5144 skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
5145 (*pskb)->data_len += data_len;
5146 (*pskb)->len += data_len;
5147 (*pskb)->truesize += data_len;
5148 (*pfrag)++;
5149 }
5150
5151
5152 return 0;
5153 }
5154
5155 static inline int qeth_is_last_sbale(struct qdio_buffer_element *sbale)
5156 {
5157 return (sbale->eflags & SBAL_EFLAGS_LAST_ENTRY);
5158 }
5159
5160 struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
5161 struct qeth_qdio_buffer *qethbuffer,
5162 struct qdio_buffer_element **__element, int *__offset,
5163 struct qeth_hdr **hdr)
5164 {
5165 struct qdio_buffer_element *element = *__element;
5166 struct qdio_buffer *buffer = qethbuffer->buffer;
5167 int offset = *__offset;
5168 struct sk_buff *skb = NULL;
5169 int skb_len = 0;
5170 void *data_ptr;
5171 int data_len;
5172 int headroom = 0;
5173 int use_rx_sg = 0;
5174 int frag = 0;
5175
5176 /* qeth_hdr must not cross element boundaries */
5177 if (element->length < offset + sizeof(struct qeth_hdr)) {
5178 if (qeth_is_last_sbale(element))
5179 return NULL;
5180 element++;
5181 offset = 0;
5182 if (element->length < sizeof(struct qeth_hdr))
5183 return NULL;
5184 }
5185 *hdr = element->addr + offset;
5186
5187 offset += sizeof(struct qeth_hdr);
5188 switch ((*hdr)->hdr.l2.id) {
5189 case QETH_HEADER_TYPE_LAYER2:
5190 skb_len = (*hdr)->hdr.l2.pkt_length;
5191 break;
5192 case QETH_HEADER_TYPE_LAYER3:
5193 skb_len = (*hdr)->hdr.l3.length;
5194 headroom = ETH_HLEN;
5195 break;
5196 case QETH_HEADER_TYPE_OSN:
5197 skb_len = (*hdr)->hdr.osn.pdu_length;
5198 headroom = sizeof(struct qeth_hdr);
5199 break;
5200 default:
5201 break;
5202 }
5203
5204 if (!skb_len)
5205 return NULL;
5206
5207 if (((skb_len >= card->options.rx_sg_cb) &&
5208 (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
5209 (!atomic_read(&card->force_alloc_skb))) ||
5210 (card->options.cq == QETH_CQ_ENABLED)) {
5211 use_rx_sg = 1;
5212 } else {
5213 skb = dev_alloc_skb(skb_len + headroom);
5214 if (!skb)
5215 goto no_mem;
5216 if (headroom)
5217 skb_reserve(skb, headroom);
5218 }
5219
5220 data_ptr = element->addr + offset;
5221 while (skb_len) {
5222 data_len = min(skb_len, (int)(element->length - offset));
5223 if (data_len) {
5224 if (use_rx_sg) {
5225 if (qeth_create_skb_frag(qethbuffer, element,
5226 &skb, offset, &frag, data_len))
5227 goto no_mem;
5228 } else {
5229 memcpy(skb_put(skb, data_len), data_ptr,
5230 data_len);
5231 }
5232 }
5233 skb_len -= data_len;
5234 if (skb_len) {
5235 if (qeth_is_last_sbale(element)) {
5236 QETH_CARD_TEXT(card, 4, "unexeob");
5237 QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
5238 dev_kfree_skb_any(skb);
5239 card->stats.rx_errors++;
5240 return NULL;
5241 }
5242 element++;
5243 offset = 0;
5244 data_ptr = element->addr;
5245 } else {
5246 offset += data_len;
5247 }
5248 }
5249 *__element = element;
5250 *__offset = offset;
5251 if (use_rx_sg && card->options.performance_stats) {
5252 card->perf_stats.sg_skbs_rx++;
5253 card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
5254 }
5255 return skb;
5256 no_mem:
5257 if (net_ratelimit()) {
5258 QETH_CARD_TEXT(card, 2, "noskbmem");
5259 }
5260 card->stats.rx_dropped++;
5261 return NULL;
5262 }
5263 EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
5264
5265 static void qeth_unregister_dbf_views(void)
5266 {
5267 int x;
5268 for (x = 0; x < QETH_DBF_INFOS; x++) {
5269 debug_unregister(qeth_dbf[x].id);
5270 qeth_dbf[x].id = NULL;
5271 }
5272 }
5273
5274 void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
5275 {
5276 char dbf_txt_buf[32];
5277 va_list args;
5278
5279 if (!debug_level_enabled(id, level))
5280 return;
5281 va_start(args, fmt);
5282 vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
5283 va_end(args);
5284 debug_text_event(id, level, dbf_txt_buf);
5285 }
5286 EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
5287
5288 static int qeth_register_dbf_views(void)
5289 {
5290 int ret;
5291 int x;
5292
5293 for (x = 0; x < QETH_DBF_INFOS; x++) {
5294 /* register the areas */
5295 qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
5296 qeth_dbf[x].pages,
5297 qeth_dbf[x].areas,
5298 qeth_dbf[x].len);
5299 if (qeth_dbf[x].id == NULL) {
5300 qeth_unregister_dbf_views();
5301 return -ENOMEM;
5302 }
5303
5304 /* register a view */
5305 ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
5306 if (ret) {
5307 qeth_unregister_dbf_views();
5308 return ret;
5309 }
5310
5311 /* set a passing level */
5312 debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
5313 }
5314
5315 return 0;
5316 }
5317
5318 int qeth_core_load_discipline(struct qeth_card *card,
5319 enum qeth_discipline_id discipline)
5320 {
5321 int rc = 0;
5322 mutex_lock(&qeth_mod_mutex);
5323 switch (discipline) {
5324 case QETH_DISCIPLINE_LAYER3:
5325 card->discipline = try_then_request_module(
5326 symbol_get(qeth_l3_discipline), "qeth_l3");
5327 break;
5328 case QETH_DISCIPLINE_LAYER2:
5329 card->discipline = try_then_request_module(
5330 symbol_get(qeth_l2_discipline), "qeth_l2");
5331 break;
5332 }
5333 if (!card->discipline) {
5334 dev_err(&card->gdev->dev, "There is no kernel module to "
5335 "support discipline %d\n", discipline);
5336 rc = -EINVAL;
5337 }
5338 mutex_unlock(&qeth_mod_mutex);
5339 return rc;
5340 }
5341
5342 void qeth_core_free_discipline(struct qeth_card *card)
5343 {
5344 if (card->options.layer2)
5345 symbol_put(qeth_l2_discipline);
5346 else
5347 symbol_put(qeth_l3_discipline);
5348 card->discipline = NULL;
5349 }
5350
5351 static const struct device_type qeth_generic_devtype = {
5352 .name = "qeth_generic",
5353 .groups = qeth_generic_attr_groups,
5354 };
5355 static const struct device_type qeth_osn_devtype = {
5356 .name = "qeth_osn",
5357 .groups = qeth_osn_attr_groups,
5358 };
5359
5360 #define DBF_NAME_LEN 20
5361
5362 struct qeth_dbf_entry {
5363 char dbf_name[DBF_NAME_LEN];
5364 debug_info_t *dbf_info;
5365 struct list_head dbf_list;
5366 };
5367
5368 static LIST_HEAD(qeth_dbf_list);
5369 static DEFINE_MUTEX(qeth_dbf_list_mutex);
5370
5371 static debug_info_t *qeth_get_dbf_entry(char *name)
5372 {
5373 struct qeth_dbf_entry *entry;
5374 debug_info_t *rc = NULL;
5375
5376 mutex_lock(&qeth_dbf_list_mutex);
5377 list_for_each_entry(entry, &qeth_dbf_list, dbf_list) {
5378 if (strcmp(entry->dbf_name, name) == 0) {
5379 rc = entry->dbf_info;
5380 break;
5381 }
5382 }
5383 mutex_unlock(&qeth_dbf_list_mutex);
5384 return rc;
5385 }
5386
5387 static int qeth_add_dbf_entry(struct qeth_card *card, char *name)
5388 {
5389 struct qeth_dbf_entry *new_entry;
5390
5391 card->debug = debug_register(name, 2, 1, 8);
5392 if (!card->debug) {
5393 QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
5394 goto err;
5395 }
5396 if (debug_register_view(card->debug, &debug_hex_ascii_view))
5397 goto err_dbg;
5398 new_entry = kzalloc(sizeof(struct qeth_dbf_entry), GFP_KERNEL);
5399 if (!new_entry)
5400 goto err_dbg;
5401 strncpy(new_entry->dbf_name, name, DBF_NAME_LEN);
5402 new_entry->dbf_info = card->debug;
5403 mutex_lock(&qeth_dbf_list_mutex);
5404 list_add(&new_entry->dbf_list, &qeth_dbf_list);
5405 mutex_unlock(&qeth_dbf_list_mutex);
5406
5407 return 0;
5408
5409 err_dbg:
5410 debug_unregister(card->debug);
5411 err:
5412 return -ENOMEM;
5413 }
5414
5415 static void qeth_clear_dbf_list(void)
5416 {
5417 struct qeth_dbf_entry *entry, *tmp;
5418
5419 mutex_lock(&qeth_dbf_list_mutex);
5420 list_for_each_entry_safe(entry, tmp, &qeth_dbf_list, dbf_list) {
5421 list_del(&entry->dbf_list);
5422 debug_unregister(entry->dbf_info);
5423 kfree(entry);
5424 }
5425 mutex_unlock(&qeth_dbf_list_mutex);
5426 }
5427
5428 static int qeth_core_probe_device(struct ccwgroup_device *gdev)
5429 {
5430 struct qeth_card *card;
5431 struct device *dev;
5432 int rc;
5433 unsigned long flags;
5434 char dbf_name[DBF_NAME_LEN];
5435
5436 QETH_DBF_TEXT(SETUP, 2, "probedev");
5437
5438 dev = &gdev->dev;
5439 if (!get_device(dev))
5440 return -ENODEV;
5441
5442 QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
5443
5444 card = qeth_alloc_card();
5445 if (!card) {
5446 QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
5447 rc = -ENOMEM;
5448 goto err_dev;
5449 }
5450
5451 snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
5452 dev_name(&gdev->dev));
5453 card->debug = qeth_get_dbf_entry(dbf_name);
5454 if (!card->debug) {
5455 rc = qeth_add_dbf_entry(card, dbf_name);
5456 if (rc)
5457 goto err_card;
5458 }
5459
5460 card->read.ccwdev = gdev->cdev[0];
5461 card->write.ccwdev = gdev->cdev[1];
5462 card->data.ccwdev = gdev->cdev[2];
5463 dev_set_drvdata(&gdev->dev, card);
5464 card->gdev = gdev;
5465 gdev->cdev[0]->handler = qeth_irq;
5466 gdev->cdev[1]->handler = qeth_irq;
5467 gdev->cdev[2]->handler = qeth_irq;
5468
5469 rc = qeth_determine_card_type(card);
5470 if (rc) {
5471 QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
5472 goto err_card;
5473 }
5474 rc = qeth_setup_card(card);
5475 if (rc) {
5476 QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
5477 goto err_card;
5478 }
5479
5480 if (card->info.type == QETH_CARD_TYPE_OSN)
5481 gdev->dev.type = &qeth_osn_devtype;
5482 else
5483 gdev->dev.type = &qeth_generic_devtype;
5484
5485 switch (card->info.type) {
5486 case QETH_CARD_TYPE_OSN:
5487 case QETH_CARD_TYPE_OSM:
5488 rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
5489 if (rc)
5490 goto err_card;
5491 rc = card->discipline->setup(card->gdev);
5492 if (rc)
5493 goto err_disc;
5494 case QETH_CARD_TYPE_OSD:
5495 case QETH_CARD_TYPE_OSX:
5496 default:
5497 break;
5498 }
5499
5500 write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
5501 list_add_tail(&card->list, &qeth_core_card_list.list);
5502 write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
5503
5504 qeth_determine_capabilities(card);
5505 return 0;
5506
5507 err_disc:
5508 qeth_core_free_discipline(card);
5509 err_card:
5510 qeth_core_free_card(card);
5511 err_dev:
5512 put_device(dev);
5513 return rc;
5514 }
5515
5516 static void qeth_core_remove_device(struct ccwgroup_device *gdev)
5517 {
5518 unsigned long flags;
5519 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5520
5521 QETH_DBF_TEXT(SETUP, 2, "removedv");
5522
5523 if (card->discipline) {
5524 card->discipline->remove(gdev);
5525 qeth_core_free_discipline(card);
5526 }
5527
5528 write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
5529 list_del(&card->list);
5530 write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
5531 qeth_core_free_card(card);
5532 dev_set_drvdata(&gdev->dev, NULL);
5533 put_device(&gdev->dev);
5534 return;
5535 }
5536
5537 static int qeth_core_set_online(struct ccwgroup_device *gdev)
5538 {
5539 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5540 int rc = 0;
5541 int def_discipline;
5542
5543 if (!card->discipline) {
5544 if (card->info.type == QETH_CARD_TYPE_IQD)
5545 def_discipline = QETH_DISCIPLINE_LAYER3;
5546 else
5547 def_discipline = QETH_DISCIPLINE_LAYER2;
5548 rc = qeth_core_load_discipline(card, def_discipline);
5549 if (rc)
5550 goto err;
5551 rc = card->discipline->setup(card->gdev);
5552 if (rc)
5553 goto err;
5554 }
5555 rc = card->discipline->set_online(gdev);
5556 err:
5557 return rc;
5558 }
5559
5560 static int qeth_core_set_offline(struct ccwgroup_device *gdev)
5561 {
5562 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5563 return card->discipline->set_offline(gdev);
5564 }
5565
5566 static void qeth_core_shutdown(struct ccwgroup_device *gdev)
5567 {
5568 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5569 if (card->discipline && card->discipline->shutdown)
5570 card->discipline->shutdown(gdev);
5571 }
5572
5573 static int qeth_core_prepare(struct ccwgroup_device *gdev)
5574 {
5575 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5576 if (card->discipline && card->discipline->prepare)
5577 return card->discipline->prepare(gdev);
5578 return 0;
5579 }
5580
5581 static void qeth_core_complete(struct ccwgroup_device *gdev)
5582 {
5583 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5584 if (card->discipline && card->discipline->complete)
5585 card->discipline->complete(gdev);
5586 }
5587
5588 static int qeth_core_freeze(struct ccwgroup_device *gdev)
5589 {
5590 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5591 if (card->discipline && card->discipline->freeze)
5592 return card->discipline->freeze(gdev);
5593 return 0;
5594 }
5595
5596 static int qeth_core_thaw(struct ccwgroup_device *gdev)
5597 {
5598 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5599 if (card->discipline && card->discipline->thaw)
5600 return card->discipline->thaw(gdev);
5601 return 0;
5602 }
5603
5604 static int qeth_core_restore(struct ccwgroup_device *gdev)
5605 {
5606 struct qeth_card *card = dev_get_drvdata(&gdev->dev);
5607 if (card->discipline && card->discipline->restore)
5608 return card->discipline->restore(gdev);
5609 return 0;
5610 }
5611
5612 static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
5613 .driver = {
5614 .owner = THIS_MODULE,
5615 .name = "qeth",
5616 },
5617 .setup = qeth_core_probe_device,
5618 .remove = qeth_core_remove_device,
5619 .set_online = qeth_core_set_online,
5620 .set_offline = qeth_core_set_offline,
5621 .shutdown = qeth_core_shutdown,
5622 .prepare = qeth_core_prepare,
5623 .complete = qeth_core_complete,
5624 .freeze = qeth_core_freeze,
5625 .thaw = qeth_core_thaw,
5626 .restore = qeth_core_restore,
5627 };
5628
5629 static ssize_t qeth_core_driver_group_store(struct device_driver *ddrv,
5630 const char *buf, size_t count)
5631 {
5632 int err;
5633
5634 err = ccwgroup_create_dev(qeth_core_root_dev,
5635 &qeth_core_ccwgroup_driver, 3, buf);
5636
5637 return err ? err : count;
5638 }
5639 static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
5640
5641 static struct attribute *qeth_drv_attrs[] = {
5642 &driver_attr_group.attr,
5643 NULL,
5644 };
5645 static struct attribute_group qeth_drv_attr_group = {
5646 .attrs = qeth_drv_attrs,
5647 };
5648 static const struct attribute_group *qeth_drv_attr_groups[] = {
5649 &qeth_drv_attr_group,
5650 NULL,
5651 };
5652
5653 static struct {
5654 const char str[ETH_GSTRING_LEN];
5655 } qeth_ethtool_stats_keys[] = {
5656 /* 0 */{"rx skbs"},
5657 {"rx buffers"},
5658 {"tx skbs"},
5659 {"tx buffers"},
5660 {"tx skbs no packing"},
5661 {"tx buffers no packing"},
5662 {"tx skbs packing"},
5663 {"tx buffers packing"},
5664 {"tx sg skbs"},
5665 {"tx sg frags"},
5666 /* 10 */{"rx sg skbs"},
5667 {"rx sg frags"},
5668 {"rx sg page allocs"},
5669 {"tx large kbytes"},
5670 {"tx large count"},
5671 {"tx pk state ch n->p"},
5672 {"tx pk state ch p->n"},
5673 {"tx pk watermark low"},
5674 {"tx pk watermark high"},
5675 {"queue 0 buffer usage"},
5676 /* 20 */{"queue 1 buffer usage"},
5677 {"queue 2 buffer usage"},
5678 {"queue 3 buffer usage"},
5679 {"rx poll time"},
5680 {"rx poll count"},
5681 {"rx do_QDIO time"},
5682 {"rx do_QDIO count"},
5683 {"tx handler time"},
5684 {"tx handler count"},
5685 {"tx time"},
5686 /* 30 */{"tx count"},
5687 {"tx do_QDIO time"},
5688 {"tx do_QDIO count"},
5689 {"tx csum"},
5690 {"tx lin"},
5691 {"cq handler count"},
5692 {"cq handler time"}
5693 };
5694
5695 int qeth_core_get_sset_count(struct net_device *dev, int stringset)
5696 {
5697 switch (stringset) {
5698 case ETH_SS_STATS:
5699 return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
5700 default:
5701 return -EINVAL;
5702 }
5703 }
5704 EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
5705
5706 void qeth_core_get_ethtool_stats(struct net_device *dev,
5707 struct ethtool_stats *stats, u64 *data)
5708 {
5709 struct qeth_card *card = dev->ml_priv;
5710 data[0] = card->stats.rx_packets -
5711 card->perf_stats.initial_rx_packets;
5712 data[1] = card->perf_stats.bufs_rec;
5713 data[2] = card->stats.tx_packets -
5714 card->perf_stats.initial_tx_packets;
5715 data[3] = card->perf_stats.bufs_sent;
5716 data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
5717 - card->perf_stats.skbs_sent_pack;
5718 data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
5719 data[6] = card->perf_stats.skbs_sent_pack;
5720 data[7] = card->perf_stats.bufs_sent_pack;
5721 data[8] = card->perf_stats.sg_skbs_sent;
5722 data[9] = card->perf_stats.sg_frags_sent;
5723 data[10] = card->perf_stats.sg_skbs_rx;
5724 data[11] = card->perf_stats.sg_frags_rx;
5725 data[12] = card->perf_stats.sg_alloc_page_rx;
5726 data[13] = (card->perf_stats.large_send_bytes >> 10);
5727 data[14] = card->perf_stats.large_send_cnt;
5728 data[15] = card->perf_stats.sc_dp_p;
5729 data[16] = card->perf_stats.sc_p_dp;
5730 data[17] = QETH_LOW_WATERMARK_PACK;
5731 data[18] = QETH_HIGH_WATERMARK_PACK;
5732 data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
5733 data[20] = (card->qdio.no_out_queues > 1) ?
5734 atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
5735 data[21] = (card->qdio.no_out_queues > 2) ?
5736 atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
5737 data[22] = (card->qdio.no_out_queues > 3) ?
5738 atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
5739 data[23] = card->perf_stats.inbound_time;
5740 data[24] = card->perf_stats.inbound_cnt;
5741 data[25] = card->perf_stats.inbound_do_qdio_time;
5742 data[26] = card->perf_stats.inbound_do_qdio_cnt;
5743 data[27] = card->perf_stats.outbound_handler_time;
5744 data[28] = card->perf_stats.outbound_handler_cnt;
5745 data[29] = card->perf_stats.outbound_time;
5746 data[30] = card->perf_stats.outbound_cnt;
5747 data[31] = card->perf_stats.outbound_do_qdio_time;
5748 data[32] = card->perf_stats.outbound_do_qdio_cnt;
5749 data[33] = card->perf_stats.tx_csum;
5750 data[34] = card->perf_stats.tx_lin;
5751 data[35] = card->perf_stats.cq_cnt;
5752 data[36] = card->perf_stats.cq_time;
5753 }
5754 EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
5755
5756 void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
5757 {
5758 switch (stringset) {
5759 case ETH_SS_STATS:
5760 memcpy(data, &qeth_ethtool_stats_keys,
5761 sizeof(qeth_ethtool_stats_keys));
5762 break;
5763 default:
5764 WARN_ON(1);
5765 break;
5766 }
5767 }
5768 EXPORT_SYMBOL_GPL(qeth_core_get_strings);
5769
5770 void qeth_core_get_drvinfo(struct net_device *dev,
5771 struct ethtool_drvinfo *info)
5772 {
5773 struct qeth_card *card = dev->ml_priv;
5774
5775 strlcpy(info->driver, card->options.layer2 ? "qeth_l2" : "qeth_l3",
5776 sizeof(info->driver));
5777 strlcpy(info->version, "1.0", sizeof(info->version));
5778 strlcpy(info->fw_version, card->info.mcl_level,
5779 sizeof(info->fw_version));
5780 snprintf(info->bus_info, sizeof(info->bus_info), "%s/%s/%s",
5781 CARD_RDEV_ID(card), CARD_WDEV_ID(card), CARD_DDEV_ID(card));
5782 }
5783 EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
5784
5785 /* Helper function to fill 'advertizing' and 'supported' which are the same. */
5786 /* Autoneg and full-duplex are supported and advertized uncondionally. */
5787 /* Always advertize and support all speeds up to specified, and only one */
5788 /* specified port type. */
5789 static void qeth_set_ecmd_adv_sup(struct ethtool_cmd *ecmd,
5790 int maxspeed, int porttype)
5791 {
5792 int port_sup, port_adv, spd_sup, spd_adv;
5793
5794 switch (porttype) {
5795 case PORT_TP:
5796 port_sup = SUPPORTED_TP;
5797 port_adv = ADVERTISED_TP;
5798 break;
5799 case PORT_FIBRE:
5800 port_sup = SUPPORTED_FIBRE;
5801 port_adv = ADVERTISED_FIBRE;
5802 break;
5803 default:
5804 port_sup = SUPPORTED_TP;
5805 port_adv = ADVERTISED_TP;
5806 WARN_ON_ONCE(1);
5807 }
5808
5809 /* "Fallthrough" case'es ordered from high to low result in setting */
5810 /* flags cumulatively, starting from the specified speed and down to */
5811 /* the lowest possible. */
5812 spd_sup = 0;
5813 spd_adv = 0;
5814 switch (maxspeed) {
5815 case SPEED_10000:
5816 spd_sup |= SUPPORTED_10000baseT_Full;
5817 spd_adv |= ADVERTISED_10000baseT_Full;
5818 case SPEED_1000:
5819 spd_sup |= SUPPORTED_1000baseT_Half | SUPPORTED_1000baseT_Full;
5820 spd_adv |= ADVERTISED_1000baseT_Half |
5821 ADVERTISED_1000baseT_Full;
5822 case SPEED_100:
5823 spd_sup |= SUPPORTED_100baseT_Half | SUPPORTED_100baseT_Full;
5824 spd_adv |= ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full;
5825 case SPEED_10:
5826 spd_sup |= SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full;
5827 spd_adv |= ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full;
5828 break;
5829 default:
5830 spd_sup = SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full;
5831 spd_adv = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full;
5832 WARN_ON_ONCE(1);
5833 }
5834 ecmd->advertising = ADVERTISED_Autoneg | port_adv | spd_adv;
5835 ecmd->supported = SUPPORTED_Autoneg | port_sup | spd_sup;
5836 }
5837
5838 int qeth_core_ethtool_get_settings(struct net_device *netdev,
5839 struct ethtool_cmd *ecmd)
5840 {
5841 struct qeth_card *card = netdev->ml_priv;
5842 enum qeth_link_types link_type;
5843 struct carrier_info carrier_info;
5844 int rc;
5845 u32 speed;
5846
5847 if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
5848 link_type = QETH_LINK_TYPE_10GBIT_ETH;
5849 else
5850 link_type = card->info.link_type;
5851
5852 ecmd->transceiver = XCVR_INTERNAL;
5853 ecmd->duplex = DUPLEX_FULL;
5854 ecmd->autoneg = AUTONEG_ENABLE;
5855
5856 switch (link_type) {
5857 case QETH_LINK_TYPE_FAST_ETH:
5858 case QETH_LINK_TYPE_LANE_ETH100:
5859 qeth_set_ecmd_adv_sup(ecmd, SPEED_100, PORT_TP);
5860 speed = SPEED_100;
5861 ecmd->port = PORT_TP;
5862 break;
5863
5864 case QETH_LINK_TYPE_GBIT_ETH:
5865 case QETH_LINK_TYPE_LANE_ETH1000:
5866 qeth_set_ecmd_adv_sup(ecmd, SPEED_1000, PORT_FIBRE);
5867 speed = SPEED_1000;
5868 ecmd->port = PORT_FIBRE;
5869 break;
5870
5871 case QETH_LINK_TYPE_10GBIT_ETH:
5872 qeth_set_ecmd_adv_sup(ecmd, SPEED_10000, PORT_FIBRE);
5873 speed = SPEED_10000;
5874 ecmd->port = PORT_FIBRE;
5875 break;
5876
5877 default:
5878 qeth_set_ecmd_adv_sup(ecmd, SPEED_10, PORT_TP);
5879 speed = SPEED_10;
5880 ecmd->port = PORT_TP;
5881 }
5882 ethtool_cmd_speed_set(ecmd, speed);
5883
5884 /* Check if we can obtain more accurate information. */
5885 /* If QUERY_CARD_INFO command is not supported or fails, */
5886 /* just return the heuristics that was filled above. */
5887 if (!qeth_card_hw_is_reachable(card))
5888 return -ENODEV;
5889 rc = qeth_query_card_info(card, &carrier_info);
5890 if (rc == -EOPNOTSUPP) /* for old hardware, return heuristic */
5891 return 0;
5892 if (rc) /* report error from the hardware operation */
5893 return rc;
5894 /* on success, fill in the information got from the hardware */
5895
5896 netdev_dbg(netdev,
5897 "card info: card_type=0x%02x, port_mode=0x%04x, port_speed=0x%08x\n",
5898 carrier_info.card_type,
5899 carrier_info.port_mode,
5900 carrier_info.port_speed);
5901
5902 /* Update attributes for which we've obtained more authoritative */
5903 /* information, leave the rest the way they where filled above. */
5904 switch (carrier_info.card_type) {
5905 case CARD_INFO_TYPE_1G_COPPER_A:
5906 case CARD_INFO_TYPE_1G_COPPER_B:
5907 qeth_set_ecmd_adv_sup(ecmd, SPEED_1000, PORT_TP);
5908 ecmd->port = PORT_TP;
5909 break;
5910 case CARD_INFO_TYPE_1G_FIBRE_A:
5911 case CARD_INFO_TYPE_1G_FIBRE_B:
5912 qeth_set_ecmd_adv_sup(ecmd, SPEED_1000, PORT_FIBRE);
5913 ecmd->port = PORT_FIBRE;
5914 break;
5915 case CARD_INFO_TYPE_10G_FIBRE_A:
5916 case CARD_INFO_TYPE_10G_FIBRE_B:
5917 qeth_set_ecmd_adv_sup(ecmd, SPEED_10000, PORT_FIBRE);
5918 ecmd->port = PORT_FIBRE;
5919 break;
5920 }
5921
5922 switch (carrier_info.port_mode) {
5923 case CARD_INFO_PORTM_FULLDUPLEX:
5924 ecmd->duplex = DUPLEX_FULL;
5925 break;
5926 case CARD_INFO_PORTM_HALFDUPLEX:
5927 ecmd->duplex = DUPLEX_HALF;
5928 break;
5929 }
5930
5931 switch (carrier_info.port_speed) {
5932 case CARD_INFO_PORTS_10M:
5933 speed = SPEED_10;
5934 break;
5935 case CARD_INFO_PORTS_100M:
5936 speed = SPEED_100;
5937 break;
5938 case CARD_INFO_PORTS_1G:
5939 speed = SPEED_1000;
5940 break;
5941 case CARD_INFO_PORTS_10G:
5942 speed = SPEED_10000;
5943 break;
5944 }
5945 ethtool_cmd_speed_set(ecmd, speed);
5946
5947 return 0;
5948 }
5949 EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
5950
5951 static int __init qeth_core_init(void)
5952 {
5953 int rc;
5954
5955 pr_info("loading core functions\n");
5956 INIT_LIST_HEAD(&qeth_core_card_list.list);
5957 INIT_LIST_HEAD(&qeth_dbf_list);
5958 rwlock_init(&qeth_core_card_list.rwlock);
5959 mutex_init(&qeth_mod_mutex);
5960
5961 qeth_wq = create_singlethread_workqueue("qeth_wq");
5962
5963 rc = qeth_register_dbf_views();
5964 if (rc)
5965 goto out_err;
5966 qeth_core_root_dev = root_device_register("qeth");
5967 rc = PTR_ERR_OR_ZERO(qeth_core_root_dev);
5968 if (rc)
5969 goto register_err;
5970 qeth_core_header_cache = kmem_cache_create("qeth_hdr",
5971 sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
5972 if (!qeth_core_header_cache) {
5973 rc = -ENOMEM;
5974 goto slab_err;
5975 }
5976 qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
5977 sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
5978 if (!qeth_qdio_outbuf_cache) {
5979 rc = -ENOMEM;
5980 goto cqslab_err;
5981 }
5982 rc = ccw_driver_register(&qeth_ccw_driver);
5983 if (rc)
5984 goto ccw_err;
5985 qeth_core_ccwgroup_driver.driver.groups = qeth_drv_attr_groups;
5986 rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
5987 if (rc)
5988 goto ccwgroup_err;
5989
5990 return 0;
5991
5992 ccwgroup_err:
5993 ccw_driver_unregister(&qeth_ccw_driver);
5994 ccw_err:
5995 kmem_cache_destroy(qeth_qdio_outbuf_cache);
5996 cqslab_err:
5997 kmem_cache_destroy(qeth_core_header_cache);
5998 slab_err:
5999 root_device_unregister(qeth_core_root_dev);
6000 register_err:
6001 qeth_unregister_dbf_views();
6002 out_err:
6003 pr_err("Initializing the qeth device driver failed\n");
6004 return rc;
6005 }
6006
6007 static void __exit qeth_core_exit(void)
6008 {
6009 qeth_clear_dbf_list();
6010 destroy_workqueue(qeth_wq);
6011 ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
6012 ccw_driver_unregister(&qeth_ccw_driver);
6013 kmem_cache_destroy(qeth_qdio_outbuf_cache);
6014 kmem_cache_destroy(qeth_core_header_cache);
6015 root_device_unregister(qeth_core_root_dev);
6016 qeth_unregister_dbf_views();
6017 pr_info("core functions removed\n");
6018 }
6019
6020 module_init(qeth_core_init);
6021 module_exit(qeth_core_exit);
6022 MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
6023 MODULE_DESCRIPTION("qeth core functions");
6024 MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.301784 seconds and 6 git commands to generate.