projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
pm8001: fix a memory leak in flash_update
[deliverable/linux.git] / drivers / scsi / pm8001 / pm8001_hwi.c
1 /*
2 * PMC-Sierra SPC 8001 SAS/SATA based host adapters driver
3 *
4 * Copyright (c) 2008-2009 USI Co., Ltd.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
21 *
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
25 *
26 * NO WARRANTY
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
38 *
39 */
40 #include <linux/slab.h>
41 #include "pm8001_sas.h"
42 #include "pm8001_hwi.h"
43 #include "pm8001_chips.h"
44 #include "pm8001_ctl.h"
45
46 /**
47 * read_main_config_table - read the configure table and save it.
48 * @pm8001_ha: our hba card information
49 */
50 static void read_main_config_table(struct pm8001_hba_info *pm8001_ha)
51 {
52 void __iomem *address = pm8001_ha->main_cfg_tbl_addr;
53 pm8001_ha->main_cfg_tbl.pm8001_tbl.signature =
54 pm8001_mr32(address, 0x00);
55 pm8001_ha->main_cfg_tbl.pm8001_tbl.interface_rev =
56 pm8001_mr32(address, 0x04);
57 pm8001_ha->main_cfg_tbl.pm8001_tbl.firmware_rev =
58 pm8001_mr32(address, 0x08);
59 pm8001_ha->main_cfg_tbl.pm8001_tbl.max_out_io =
60 pm8001_mr32(address, 0x0C);
61 pm8001_ha->main_cfg_tbl.pm8001_tbl.max_sgl =
62 pm8001_mr32(address, 0x10);
63 pm8001_ha->main_cfg_tbl.pm8001_tbl.ctrl_cap_flag =
64 pm8001_mr32(address, 0x14);
65 pm8001_ha->main_cfg_tbl.pm8001_tbl.gst_offset =
66 pm8001_mr32(address, 0x18);
67 pm8001_ha->main_cfg_tbl.pm8001_tbl.inbound_queue_offset =
68 pm8001_mr32(address, MAIN_IBQ_OFFSET);
69 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_queue_offset =
70 pm8001_mr32(address, MAIN_OBQ_OFFSET);
71 pm8001_ha->main_cfg_tbl.pm8001_tbl.hda_mode_flag =
72 pm8001_mr32(address, MAIN_HDA_FLAGS_OFFSET);
73
74 /* read analog Setting offset from the configuration table */
75 pm8001_ha->main_cfg_tbl.pm8001_tbl.anolog_setup_table_offset =
76 pm8001_mr32(address, MAIN_ANALOG_SETUP_OFFSET);
77
78 /* read Error Dump Offset and Length */
79 pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_dump_offset0 =
80 pm8001_mr32(address, MAIN_FATAL_ERROR_RDUMP0_OFFSET);
81 pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_dump_length0 =
82 pm8001_mr32(address, MAIN_FATAL_ERROR_RDUMP0_LENGTH);
83 pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_dump_offset1 =
84 pm8001_mr32(address, MAIN_FATAL_ERROR_RDUMP1_OFFSET);
85 pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_dump_length1 =
86 pm8001_mr32(address, MAIN_FATAL_ERROR_RDUMP1_LENGTH);
87 }
88
89 /**
90 * read_general_status_table - read the general status table and save it.
91 * @pm8001_ha: our hba card information
92 */
93 static void read_general_status_table(struct pm8001_hba_info *pm8001_ha)
94 {
95 void __iomem *address = pm8001_ha->general_stat_tbl_addr;
96 pm8001_ha->gs_tbl.pm8001_tbl.gst_len_mpistate =
97 pm8001_mr32(address, 0x00);
98 pm8001_ha->gs_tbl.pm8001_tbl.iq_freeze_state0 =
99 pm8001_mr32(address, 0x04);
100 pm8001_ha->gs_tbl.pm8001_tbl.iq_freeze_state1 =
101 pm8001_mr32(address, 0x08);
102 pm8001_ha->gs_tbl.pm8001_tbl.msgu_tcnt =
103 pm8001_mr32(address, 0x0C);
104 pm8001_ha->gs_tbl.pm8001_tbl.iop_tcnt =
105 pm8001_mr32(address, 0x10);
106 pm8001_ha->gs_tbl.pm8001_tbl.rsvd =
107 pm8001_mr32(address, 0x14);
108 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[0] =
109 pm8001_mr32(address, 0x18);
110 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[1] =
111 pm8001_mr32(address, 0x1C);
112 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[2] =
113 pm8001_mr32(address, 0x20);
114 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[3] =
115 pm8001_mr32(address, 0x24);
116 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[4] =
117 pm8001_mr32(address, 0x28);
118 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[5] =
119 pm8001_mr32(address, 0x2C);
120 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[6] =
121 pm8001_mr32(address, 0x30);
122 pm8001_ha->gs_tbl.pm8001_tbl.phy_state[7] =
123 pm8001_mr32(address, 0x34);
124 pm8001_ha->gs_tbl.pm8001_tbl.gpio_input_val =
125 pm8001_mr32(address, 0x38);
126 pm8001_ha->gs_tbl.pm8001_tbl.rsvd1[0] =
127 pm8001_mr32(address, 0x3C);
128 pm8001_ha->gs_tbl.pm8001_tbl.rsvd1[1] =
129 pm8001_mr32(address, 0x40);
130 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[0] =
131 pm8001_mr32(address, 0x44);
132 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[1] =
133 pm8001_mr32(address, 0x48);
134 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[2] =
135 pm8001_mr32(address, 0x4C);
136 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[3] =
137 pm8001_mr32(address, 0x50);
138 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[4] =
139 pm8001_mr32(address, 0x54);
140 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[5] =
141 pm8001_mr32(address, 0x58);
142 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[6] =
143 pm8001_mr32(address, 0x5C);
144 pm8001_ha->gs_tbl.pm8001_tbl.recover_err_info[7] =
145 pm8001_mr32(address, 0x60);
146 }
147
148 /**
149 * read_inbnd_queue_table - read the inbound queue table and save it.
150 * @pm8001_ha: our hba card information
151 */
152 static void read_inbnd_queue_table(struct pm8001_hba_info *pm8001_ha)
153 {
154 int i;
155 void __iomem *address = pm8001_ha->inbnd_q_tbl_addr;
156 for (i = 0; i < PM8001_MAX_INB_NUM; i++) {
157 u32 offset = i * 0x20;
158 pm8001_ha->inbnd_q_tbl[i].pi_pci_bar =
159 get_pci_bar_index(pm8001_mr32(address, (offset + 0x14)));
160 pm8001_ha->inbnd_q_tbl[i].pi_offset =
161 pm8001_mr32(address, (offset + 0x18));
162 }
163 }
164
165 /**
166 * read_outbnd_queue_table - read the outbound queue table and save it.
167 * @pm8001_ha: our hba card information
168 */
169 static void read_outbnd_queue_table(struct pm8001_hba_info *pm8001_ha)
170 {
171 int i;
172 void __iomem *address = pm8001_ha->outbnd_q_tbl_addr;
173 for (i = 0; i < PM8001_MAX_OUTB_NUM; i++) {
174 u32 offset = i * 0x24;
175 pm8001_ha->outbnd_q_tbl[i].ci_pci_bar =
176 get_pci_bar_index(pm8001_mr32(address, (offset + 0x14)));
177 pm8001_ha->outbnd_q_tbl[i].ci_offset =
178 pm8001_mr32(address, (offset + 0x18));
179 }
180 }
181
182 /**
183 * init_default_table_values - init the default table.
184 * @pm8001_ha: our hba card information
185 */
186 static void init_default_table_values(struct pm8001_hba_info *pm8001_ha)
187 {
188 int i;
189 u32 offsetib, offsetob;
190 void __iomem *addressib = pm8001_ha->inbnd_q_tbl_addr;
191 void __iomem *addressob = pm8001_ha->outbnd_q_tbl_addr;
192
193 pm8001_ha->main_cfg_tbl.pm8001_tbl.inbound_q_nppd_hppd = 0;
194 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_hw_event_pid0_3 = 0;
195 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_hw_event_pid4_7 = 0;
196 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_ncq_event_pid0_3 = 0;
197 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_ncq_event_pid4_7 = 0;
198 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_tgt_ITNexus_event_pid0_3 =
199 0;
200 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_tgt_ITNexus_event_pid4_7 =
201 0;
202 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_tgt_ssp_event_pid0_3 = 0;
203 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_tgt_ssp_event_pid4_7 = 0;
204 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_tgt_smp_event_pid0_3 = 0;
205 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_tgt_smp_event_pid4_7 = 0;
206
207 pm8001_ha->main_cfg_tbl.pm8001_tbl.upper_event_log_addr =
208 pm8001_ha->memoryMap.region[AAP1].phys_addr_hi;
209 pm8001_ha->main_cfg_tbl.pm8001_tbl.lower_event_log_addr =
210 pm8001_ha->memoryMap.region[AAP1].phys_addr_lo;
211 pm8001_ha->main_cfg_tbl.pm8001_tbl.event_log_size =
212 PM8001_EVENT_LOG_SIZE;
213 pm8001_ha->main_cfg_tbl.pm8001_tbl.event_log_option = 0x01;
214 pm8001_ha->main_cfg_tbl.pm8001_tbl.upper_iop_event_log_addr =
215 pm8001_ha->memoryMap.region[IOP].phys_addr_hi;
216 pm8001_ha->main_cfg_tbl.pm8001_tbl.lower_iop_event_log_addr =
217 pm8001_ha->memoryMap.region[IOP].phys_addr_lo;
218 pm8001_ha->main_cfg_tbl.pm8001_tbl.iop_event_log_size =
219 PM8001_EVENT_LOG_SIZE;
220 pm8001_ha->main_cfg_tbl.pm8001_tbl.iop_event_log_option = 0x01;
221 pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_interrupt = 0x01;
222 for (i = 0; i < PM8001_MAX_INB_NUM; i++) {
223 pm8001_ha->inbnd_q_tbl[i].element_pri_size_cnt =
224 PM8001_MPI_QUEUE | (pm8001_ha->iomb_size << 16) | (0x00<<30);
225 pm8001_ha->inbnd_q_tbl[i].upper_base_addr =
226 pm8001_ha->memoryMap.region[IB + i].phys_addr_hi;
227 pm8001_ha->inbnd_q_tbl[i].lower_base_addr =
228 pm8001_ha->memoryMap.region[IB + i].phys_addr_lo;
229 pm8001_ha->inbnd_q_tbl[i].base_virt =
230 (u8 *)pm8001_ha->memoryMap.region[IB + i].virt_ptr;
231 pm8001_ha->inbnd_q_tbl[i].total_length =
232 pm8001_ha->memoryMap.region[IB + i].total_len;
233 pm8001_ha->inbnd_q_tbl[i].ci_upper_base_addr =
234 pm8001_ha->memoryMap.region[CI + i].phys_addr_hi;
235 pm8001_ha->inbnd_q_tbl[i].ci_lower_base_addr =
236 pm8001_ha->memoryMap.region[CI + i].phys_addr_lo;
237 pm8001_ha->inbnd_q_tbl[i].ci_virt =
238 pm8001_ha->memoryMap.region[CI + i].virt_ptr;
239 offsetib = i * 0x20;
240 pm8001_ha->inbnd_q_tbl[i].pi_pci_bar =
241 get_pci_bar_index(pm8001_mr32(addressib,
242 (offsetib + 0x14)));
243 pm8001_ha->inbnd_q_tbl[i].pi_offset =
244 pm8001_mr32(addressib, (offsetib + 0x18));
245 pm8001_ha->inbnd_q_tbl[i].producer_idx = 0;
246 pm8001_ha->inbnd_q_tbl[i].consumer_index = 0;
247 }
248 for (i = 0; i < PM8001_MAX_OUTB_NUM; i++) {
249 pm8001_ha->outbnd_q_tbl[i].element_size_cnt =
250 PM8001_MPI_QUEUE | (pm8001_ha->iomb_size << 16) | (0x01<<30);
251 pm8001_ha->outbnd_q_tbl[i].upper_base_addr =
252 pm8001_ha->memoryMap.region[OB + i].phys_addr_hi;
253 pm8001_ha->outbnd_q_tbl[i].lower_base_addr =
254 pm8001_ha->memoryMap.region[OB + i].phys_addr_lo;
255 pm8001_ha->outbnd_q_tbl[i].base_virt =
256 (u8 *)pm8001_ha->memoryMap.region[OB + i].virt_ptr;
257 pm8001_ha->outbnd_q_tbl[i].total_length =
258 pm8001_ha->memoryMap.region[OB + i].total_len;
259 pm8001_ha->outbnd_q_tbl[i].pi_upper_base_addr =
260 pm8001_ha->memoryMap.region[PI + i].phys_addr_hi;
261 pm8001_ha->outbnd_q_tbl[i].pi_lower_base_addr =
262 pm8001_ha->memoryMap.region[PI + i].phys_addr_lo;
263 pm8001_ha->outbnd_q_tbl[i].interrup_vec_cnt_delay =
264 0 | (10 << 16) | (i << 24);
265 pm8001_ha->outbnd_q_tbl[i].pi_virt =
266 pm8001_ha->memoryMap.region[PI + i].virt_ptr;
267 offsetob = i * 0x24;
268 pm8001_ha->outbnd_q_tbl[i].ci_pci_bar =
269 get_pci_bar_index(pm8001_mr32(addressob,
270 offsetob + 0x14));
271 pm8001_ha->outbnd_q_tbl[i].ci_offset =
272 pm8001_mr32(addressob, (offsetob + 0x18));
273 pm8001_ha->outbnd_q_tbl[i].consumer_idx = 0;
274 pm8001_ha->outbnd_q_tbl[i].producer_index = 0;
275 }
276 }
277
278 /**
279 * update_main_config_table - update the main default table to the HBA.
280 * @pm8001_ha: our hba card information
281 */
282 static void update_main_config_table(struct pm8001_hba_info *pm8001_ha)
283 {
284 void __iomem *address = pm8001_ha->main_cfg_tbl_addr;
285 pm8001_mw32(address, 0x24,
286 pm8001_ha->main_cfg_tbl.pm8001_tbl.inbound_q_nppd_hppd);
287 pm8001_mw32(address, 0x28,
288 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_hw_event_pid0_3);
289 pm8001_mw32(address, 0x2C,
290 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_hw_event_pid4_7);
291 pm8001_mw32(address, 0x30,
292 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_ncq_event_pid0_3);
293 pm8001_mw32(address, 0x34,
294 pm8001_ha->main_cfg_tbl.pm8001_tbl.outbound_ncq_event_pid4_7);
295 pm8001_mw32(address, 0x38,
296 pm8001_ha->main_cfg_tbl.pm8001_tbl.
297 outbound_tgt_ITNexus_event_pid0_3);
298 pm8001_mw32(address, 0x3C,
299 pm8001_ha->main_cfg_tbl.pm8001_tbl.
300 outbound_tgt_ITNexus_event_pid4_7);
301 pm8001_mw32(address, 0x40,
302 pm8001_ha->main_cfg_tbl.pm8001_tbl.
303 outbound_tgt_ssp_event_pid0_3);
304 pm8001_mw32(address, 0x44,
305 pm8001_ha->main_cfg_tbl.pm8001_tbl.
306 outbound_tgt_ssp_event_pid4_7);
307 pm8001_mw32(address, 0x48,
308 pm8001_ha->main_cfg_tbl.pm8001_tbl.
309 outbound_tgt_smp_event_pid0_3);
310 pm8001_mw32(address, 0x4C,
311 pm8001_ha->main_cfg_tbl.pm8001_tbl.
312 outbound_tgt_smp_event_pid4_7);
313 pm8001_mw32(address, 0x50,
314 pm8001_ha->main_cfg_tbl.pm8001_tbl.upper_event_log_addr);
315 pm8001_mw32(address, 0x54,
316 pm8001_ha->main_cfg_tbl.pm8001_tbl.lower_event_log_addr);
317 pm8001_mw32(address, 0x58,
318 pm8001_ha->main_cfg_tbl.pm8001_tbl.event_log_size);
319 pm8001_mw32(address, 0x5C,
320 pm8001_ha->main_cfg_tbl.pm8001_tbl.event_log_option);
321 pm8001_mw32(address, 0x60,
322 pm8001_ha->main_cfg_tbl.pm8001_tbl.upper_iop_event_log_addr);
323 pm8001_mw32(address, 0x64,
324 pm8001_ha->main_cfg_tbl.pm8001_tbl.lower_iop_event_log_addr);
325 pm8001_mw32(address, 0x68,
326 pm8001_ha->main_cfg_tbl.pm8001_tbl.iop_event_log_size);
327 pm8001_mw32(address, 0x6C,
328 pm8001_ha->main_cfg_tbl.pm8001_tbl.iop_event_log_option);
329 pm8001_mw32(address, 0x70,
330 pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_interrupt);
331 }
332
333 /**
334 * update_inbnd_queue_table - update the inbound queue table to the HBA.
335 * @pm8001_ha: our hba card information
336 */
337 static void update_inbnd_queue_table(struct pm8001_hba_info *pm8001_ha,
338 int number)
339 {
340 void __iomem *address = pm8001_ha->inbnd_q_tbl_addr;
341 u16 offset = number * 0x20;
342 pm8001_mw32(address, offset + 0x00,
343 pm8001_ha->inbnd_q_tbl[number].element_pri_size_cnt);
344 pm8001_mw32(address, offset + 0x04,
345 pm8001_ha->inbnd_q_tbl[number].upper_base_addr);
346 pm8001_mw32(address, offset + 0x08,
347 pm8001_ha->inbnd_q_tbl[number].lower_base_addr);
348 pm8001_mw32(address, offset + 0x0C,
349 pm8001_ha->inbnd_q_tbl[number].ci_upper_base_addr);
350 pm8001_mw32(address, offset + 0x10,
351 pm8001_ha->inbnd_q_tbl[number].ci_lower_base_addr);
352 }
353
354 /**
355 * update_outbnd_queue_table - update the outbound queue table to the HBA.
356 * @pm8001_ha: our hba card information
357 */
358 static void update_outbnd_queue_table(struct pm8001_hba_info *pm8001_ha,
359 int number)
360 {
361 void __iomem *address = pm8001_ha->outbnd_q_tbl_addr;
362 u16 offset = number * 0x24;
363 pm8001_mw32(address, offset + 0x00,
364 pm8001_ha->outbnd_q_tbl[number].element_size_cnt);
365 pm8001_mw32(address, offset + 0x04,
366 pm8001_ha->outbnd_q_tbl[number].upper_base_addr);
367 pm8001_mw32(address, offset + 0x08,
368 pm8001_ha->outbnd_q_tbl[number].lower_base_addr);
369 pm8001_mw32(address, offset + 0x0C,
370 pm8001_ha->outbnd_q_tbl[number].pi_upper_base_addr);
371 pm8001_mw32(address, offset + 0x10,
372 pm8001_ha->outbnd_q_tbl[number].pi_lower_base_addr);
373 pm8001_mw32(address, offset + 0x1C,
374 pm8001_ha->outbnd_q_tbl[number].interrup_vec_cnt_delay);
375 }
376
377 /**
378 * pm8001_bar4_shift - function is called to shift BAR base address
379 * @pm8001_ha : our hba card infomation
380 * @shiftValue : shifting value in memory bar.
381 */
382 int pm8001_bar4_shift(struct pm8001_hba_info *pm8001_ha, u32 shiftValue)
383 {
384 u32 regVal;
385 unsigned long start;
386
387 /* program the inbound AXI translation Lower Address */
388 pm8001_cw32(pm8001_ha, 1, SPC_IBW_AXI_TRANSLATION_LOW, shiftValue);
389
390 /* confirm the setting is written */
391 start = jiffies + HZ; /* 1 sec */
392 do {
393 regVal = pm8001_cr32(pm8001_ha, 1, SPC_IBW_AXI_TRANSLATION_LOW);
394 } while ((regVal != shiftValue) && time_before(jiffies, start));
395
396 if (regVal != shiftValue) {
397 PM8001_INIT_DBG(pm8001_ha,
398 pm8001_printk("TIMEOUT:SPC_IBW_AXI_TRANSLATION_LOW"
399 " = 0x%x\n", regVal));
400 return -1;
401 }
402 return 0;
403 }
404
405 /**
406 * mpi_set_phys_g3_with_ssc
407 * @pm8001_ha: our hba card information
408 * @SSCbit: set SSCbit to 0 to disable all phys ssc; 1 to enable all phys ssc.
409 */
410 static void mpi_set_phys_g3_with_ssc(struct pm8001_hba_info *pm8001_ha,
411 u32 SSCbit)
412 {
413 u32 value, offset, i;
414 unsigned long flags;
415
416 #define SAS2_SETTINGS_LOCAL_PHY_0_3_SHIFT_ADDR 0x00030000
417 #define SAS2_SETTINGS_LOCAL_PHY_4_7_SHIFT_ADDR 0x00040000
418 #define SAS2_SETTINGS_LOCAL_PHY_0_3_OFFSET 0x1074
419 #define SAS2_SETTINGS_LOCAL_PHY_4_7_OFFSET 0x1074
420 #define PHY_G3_WITHOUT_SSC_BIT_SHIFT 12
421 #define PHY_G3_WITH_SSC_BIT_SHIFT 13
422 #define SNW3_PHY_CAPABILITIES_PARITY 31
423
424 /*
425 * Using shifted destination address 0x3_0000:0x1074 + 0x4000*N (N=0:3)
426 * Using shifted destination address 0x4_0000:0x1074 + 0x4000*(N-4) (N=4:7)
427 */
428 spin_lock_irqsave(&pm8001_ha->lock, flags);
429 if (-1 == pm8001_bar4_shift(pm8001_ha,
430 SAS2_SETTINGS_LOCAL_PHY_0_3_SHIFT_ADDR)) {
431 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
432 return;
433 }
434
435 for (i = 0; i < 4; i++) {
436 offset = SAS2_SETTINGS_LOCAL_PHY_0_3_OFFSET + 0x4000 * i;
437 pm8001_cw32(pm8001_ha, 2, offset, 0x80001501);
438 }
439 /* shift membase 3 for SAS2_SETTINGS_LOCAL_PHY 4 - 7 */
440 if (-1 == pm8001_bar4_shift(pm8001_ha,
441 SAS2_SETTINGS_LOCAL_PHY_4_7_SHIFT_ADDR)) {
442 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
443 return;
444 }
445 for (i = 4; i < 8; i++) {
446 offset = SAS2_SETTINGS_LOCAL_PHY_4_7_OFFSET + 0x4000 * (i-4);
447 pm8001_cw32(pm8001_ha, 2, offset, 0x80001501);
448 }
449 /*************************************************************
450 Change the SSC upspreading value to 0x0 so that upspreading is disabled.
451 Device MABC SMOD0 Controls
452 Address: (via MEMBASE-III):
453 Using shifted destination address 0x0_0000: with Offset 0xD8
454
455 31:28 R/W Reserved Do not change
456 27:24 R/W SAS_SMOD_SPRDUP 0000
457 23:20 R/W SAS_SMOD_SPRDDN 0000
458 19:0 R/W Reserved Do not change
459 Upon power-up this register will read as 0x8990c016,
460 and I would like you to change the SAS_SMOD_SPRDUP bits to 0b0000
461 so that the written value will be 0x8090c016.
462 This will ensure only down-spreading SSC is enabled on the SPC.
463 *************************************************************/
464 value = pm8001_cr32(pm8001_ha, 2, 0xd8);
465 pm8001_cw32(pm8001_ha, 2, 0xd8, 0x8000C016);
466
467 /*set the shifted destination address to 0x0 to avoid error operation */
468 pm8001_bar4_shift(pm8001_ha, 0x0);
469 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
470 return;
471 }
472
473 /**
474 * mpi_set_open_retry_interval_reg
475 * @pm8001_ha: our hba card information
476 * @interval - interval time for each OPEN_REJECT (RETRY). The units are in 1us.
477 */
478 static void mpi_set_open_retry_interval_reg(struct pm8001_hba_info *pm8001_ha,
479 u32 interval)
480 {
481 u32 offset;
482 u32 value;
483 u32 i;
484 unsigned long flags;
485
486 #define OPEN_RETRY_INTERVAL_PHY_0_3_SHIFT_ADDR 0x00030000
487 #define OPEN_RETRY_INTERVAL_PHY_4_7_SHIFT_ADDR 0x00040000
488 #define OPEN_RETRY_INTERVAL_PHY_0_3_OFFSET 0x30B4
489 #define OPEN_RETRY_INTERVAL_PHY_4_7_OFFSET 0x30B4
490 #define OPEN_RETRY_INTERVAL_REG_MASK 0x0000FFFF
491
492 value = interval & OPEN_RETRY_INTERVAL_REG_MASK;
493 spin_lock_irqsave(&pm8001_ha->lock, flags);
494 /* shift bar and set the OPEN_REJECT(RETRY) interval time of PHY 0 -3.*/
495 if (-1 == pm8001_bar4_shift(pm8001_ha,
496 OPEN_RETRY_INTERVAL_PHY_0_3_SHIFT_ADDR)) {
497 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
498 return;
499 }
500 for (i = 0; i < 4; i++) {
501 offset = OPEN_RETRY_INTERVAL_PHY_0_3_OFFSET + 0x4000 * i;
502 pm8001_cw32(pm8001_ha, 2, offset, value);
503 }
504
505 if (-1 == pm8001_bar4_shift(pm8001_ha,
506 OPEN_RETRY_INTERVAL_PHY_4_7_SHIFT_ADDR)) {
507 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
508 return;
509 }
510 for (i = 4; i < 8; i++) {
511 offset = OPEN_RETRY_INTERVAL_PHY_4_7_OFFSET + 0x4000 * (i-4);
512 pm8001_cw32(pm8001_ha, 2, offset, value);
513 }
514 /*set the shifted destination address to 0x0 to avoid error operation */
515 pm8001_bar4_shift(pm8001_ha, 0x0);
516 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
517 return;
518 }
519
520 /**
521 * mpi_init_check - check firmware initialization status.
522 * @pm8001_ha: our hba card information
523 */
524 static int mpi_init_check(struct pm8001_hba_info *pm8001_ha)
525 {
526 u32 max_wait_count;
527 u32 value;
528 u32 gst_len_mpistate;
529 /* Write bit0=1 to Inbound DoorBell Register to tell the SPC FW the
530 table is updated */
531 pm8001_cw32(pm8001_ha, 0, MSGU_IBDB_SET, SPC_MSGU_CFG_TABLE_UPDATE);
532 /* wait until Inbound DoorBell Clear Register toggled */
533 max_wait_count = 1 * 1000 * 1000;/* 1 sec */
534 do {
535 udelay(1);
536 value = pm8001_cr32(pm8001_ha, 0, MSGU_IBDB_SET);
537 value &= SPC_MSGU_CFG_TABLE_UPDATE;
538 } while ((value != 0) && (--max_wait_count));
539
540 if (!max_wait_count)
541 return -1;
542 /* check the MPI-State for initialization */
543 gst_len_mpistate =
544 pm8001_mr32(pm8001_ha->general_stat_tbl_addr,
545 GST_GSTLEN_MPIS_OFFSET);
546 if (GST_MPI_STATE_INIT != (gst_len_mpistate & GST_MPI_STATE_MASK))
547 return -1;
548 /* check MPI Initialization error */
549 gst_len_mpistate = gst_len_mpistate >> 16;
550 if (0x0000 != gst_len_mpistate)
551 return -1;
552 return 0;
553 }
554
555 /**
556 * check_fw_ready - The LLDD check if the FW is ready, if not, return error.
557 * @pm8001_ha: our hba card information
558 */
559 static int check_fw_ready(struct pm8001_hba_info *pm8001_ha)
560 {
561 u32 value, value1;
562 u32 max_wait_count;
563 /* check error state */
564 value = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1);
565 value1 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2);
566 /* check AAP error */
567 if (SCRATCH_PAD1_ERR == (value & SCRATCH_PAD_STATE_MASK)) {
568 /* error state */
569 value = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_0);
570 return -1;
571 }
572
573 /* check IOP error */
574 if (SCRATCH_PAD2_ERR == (value1 & SCRATCH_PAD_STATE_MASK)) {
575 /* error state */
576 value1 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_3);
577 return -1;
578 }
579
580 /* bit 4-31 of scratch pad1 should be zeros if it is not
581 in error state*/
582 if (value & SCRATCH_PAD1_STATE_MASK) {
583 /* error case */
584 pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_0);
585 return -1;
586 }
587
588 /* bit 2, 4-31 of scratch pad2 should be zeros if it is not
589 in error state */
590 if (value1 & SCRATCH_PAD2_STATE_MASK) {
591 /* error case */
592 return -1;
593 }
594
595 max_wait_count = 1 * 1000 * 1000;/* 1 sec timeout */
596
597 /* wait until scratch pad 1 and 2 registers in ready state */
598 do {
599 udelay(1);
600 value = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1)
601 & SCRATCH_PAD1_RDY;
602 value1 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2)
603 & SCRATCH_PAD2_RDY;
604 if ((--max_wait_count) == 0)
605 return -1;
606 } while ((value != SCRATCH_PAD1_RDY) || (value1 != SCRATCH_PAD2_RDY));
607 return 0;
608 }
609
610 static void init_pci_device_addresses(struct pm8001_hba_info *pm8001_ha)
611 {
612 void __iomem *base_addr;
613 u32 value;
614 u32 offset;
615 u32 pcibar;
616 u32 pcilogic;
617
618 value = pm8001_cr32(pm8001_ha, 0, 0x44);
619 offset = value & 0x03FFFFFF;
620 PM8001_INIT_DBG(pm8001_ha,
621 pm8001_printk("Scratchpad 0 Offset: %x\n", offset));
622 pcilogic = (value & 0xFC000000) >> 26;
623 pcibar = get_pci_bar_index(pcilogic);
624 PM8001_INIT_DBG(pm8001_ha,
625 pm8001_printk("Scratchpad 0 PCI BAR: %d\n", pcibar));
626 pm8001_ha->main_cfg_tbl_addr = base_addr =
627 pm8001_ha->io_mem[pcibar].memvirtaddr + offset;
628 pm8001_ha->general_stat_tbl_addr =
629 base_addr + pm8001_cr32(pm8001_ha, pcibar, offset + 0x18);
630 pm8001_ha->inbnd_q_tbl_addr =
631 base_addr + pm8001_cr32(pm8001_ha, pcibar, offset + 0x1C);
632 pm8001_ha->outbnd_q_tbl_addr =
633 base_addr + pm8001_cr32(pm8001_ha, pcibar, offset + 0x20);
634 }
635
636 /**
637 * pm8001_chip_init - the main init function that initialize whole PM8001 chip.
638 * @pm8001_ha: our hba card information
639 */
640 static int pm8001_chip_init(struct pm8001_hba_info *pm8001_ha)
641 {
642 u8 i = 0;
643 u16 deviceid;
644 pci_read_config_word(pm8001_ha->pdev, PCI_DEVICE_ID, &deviceid);
645 /* 8081 controllers need BAR shift to access MPI space
646 * as this is shared with BIOS data */
647 if (deviceid == 0x8081 || deviceid == 0x0042) {
648 if (-1 == pm8001_bar4_shift(pm8001_ha, GSM_SM_BASE)) {
649 PM8001_FAIL_DBG(pm8001_ha,
650 pm8001_printk("Shift Bar4 to 0x%x failed\n",
651 GSM_SM_BASE));
652 return -1;
653 }
654 }
655 /* check the firmware status */
656 if (-1 == check_fw_ready(pm8001_ha)) {
657 PM8001_FAIL_DBG(pm8001_ha,
658 pm8001_printk("Firmware is not ready!\n"));
659 return -EBUSY;
660 }
661
662 /* Initialize pci space address eg: mpi offset */
663 init_pci_device_addresses(pm8001_ha);
664 init_default_table_values(pm8001_ha);
665 read_main_config_table(pm8001_ha);
666 read_general_status_table(pm8001_ha);
667 read_inbnd_queue_table(pm8001_ha);
668 read_outbnd_queue_table(pm8001_ha);
669 /* update main config table ,inbound table and outbound table */
670 update_main_config_table(pm8001_ha);
671 for (i = 0; i < PM8001_MAX_INB_NUM; i++)
672 update_inbnd_queue_table(pm8001_ha, i);
673 for (i = 0; i < PM8001_MAX_OUTB_NUM; i++)
674 update_outbnd_queue_table(pm8001_ha, i);
675 /* 8081 controller donot require these operations */
676 if (deviceid != 0x8081 && deviceid != 0x0042) {
677 mpi_set_phys_g3_with_ssc(pm8001_ha, 0);
678 /* 7->130ms, 34->500ms, 119->1.5s */
679 mpi_set_open_retry_interval_reg(pm8001_ha, 119);
680 }
681 /* notify firmware update finished and check initialization status */
682 if (0 == mpi_init_check(pm8001_ha)) {
683 PM8001_INIT_DBG(pm8001_ha,
684 pm8001_printk("MPI initialize successful!\n"));
685 } else
686 return -EBUSY;
687 /*This register is a 16-bit timer with a resolution of 1us. This is the
688 timer used for interrupt delay/coalescing in the PCIe Application Layer.
689 Zero is not a valid value. A value of 1 in the register will cause the
690 interrupts to be normal. A value greater than 1 will cause coalescing
691 delays.*/
692 pm8001_cw32(pm8001_ha, 1, 0x0033c0, 0x1);
693 pm8001_cw32(pm8001_ha, 1, 0x0033c4, 0x0);
694 return 0;
695 }
696
697 static int mpi_uninit_check(struct pm8001_hba_info *pm8001_ha)
698 {
699 u32 max_wait_count;
700 u32 value;
701 u32 gst_len_mpistate;
702 u16 deviceid;
703 pci_read_config_word(pm8001_ha->pdev, PCI_DEVICE_ID, &deviceid);
704 if (deviceid == 0x8081 || deviceid == 0x0042) {
705 if (-1 == pm8001_bar4_shift(pm8001_ha, GSM_SM_BASE)) {
706 PM8001_FAIL_DBG(pm8001_ha,
707 pm8001_printk("Shift Bar4 to 0x%x failed\n",
708 GSM_SM_BASE));
709 return -1;
710 }
711 }
712 init_pci_device_addresses(pm8001_ha);
713 /* Write bit1=1 to Inbound DoorBell Register to tell the SPC FW the
714 table is stop */
715 pm8001_cw32(pm8001_ha, 0, MSGU_IBDB_SET, SPC_MSGU_CFG_TABLE_RESET);
716
717 /* wait until Inbound DoorBell Clear Register toggled */
718 max_wait_count = 1 * 1000 * 1000;/* 1 sec */
719 do {
720 udelay(1);
721 value = pm8001_cr32(pm8001_ha, 0, MSGU_IBDB_SET);
722 value &= SPC_MSGU_CFG_TABLE_RESET;
723 } while ((value != 0) && (--max_wait_count));
724
725 if (!max_wait_count) {
726 PM8001_FAIL_DBG(pm8001_ha,
727 pm8001_printk("TIMEOUT:IBDB value/=0x%x\n", value));
728 return -1;
729 }
730
731 /* check the MPI-State for termination in progress */
732 /* wait until Inbound DoorBell Clear Register toggled */
733 max_wait_count = 1 * 1000 * 1000; /* 1 sec */
734 do {
735 udelay(1);
736 gst_len_mpistate =
737 pm8001_mr32(pm8001_ha->general_stat_tbl_addr,
738 GST_GSTLEN_MPIS_OFFSET);
739 if (GST_MPI_STATE_UNINIT ==
740 (gst_len_mpistate & GST_MPI_STATE_MASK))
741 break;
742 } while (--max_wait_count);
743 if (!max_wait_count) {
744 PM8001_FAIL_DBG(pm8001_ha,
745 pm8001_printk(" TIME OUT MPI State = 0x%x\n",
746 gst_len_mpistate & GST_MPI_STATE_MASK));
747 return -1;
748 }
749 return 0;
750 }
751
752 /**
753 * soft_reset_ready_check - Function to check FW is ready for soft reset.
754 * @pm8001_ha: our hba card information
755 */
756 static u32 soft_reset_ready_check(struct pm8001_hba_info *pm8001_ha)
757 {
758 u32 regVal, regVal1, regVal2;
759 if (mpi_uninit_check(pm8001_ha) != 0) {
760 PM8001_FAIL_DBG(pm8001_ha,
761 pm8001_printk("MPI state is not ready\n"));
762 return -1;
763 }
764 /* read the scratch pad 2 register bit 2 */
765 regVal = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2)
766 & SCRATCH_PAD2_FWRDY_RST;
767 if (regVal == SCRATCH_PAD2_FWRDY_RST) {
768 PM8001_INIT_DBG(pm8001_ha,
769 pm8001_printk("Firmware is ready for reset .\n"));
770 } else {
771 unsigned long flags;
772 /* Trigger NMI twice via RB6 */
773 spin_lock_irqsave(&pm8001_ha->lock, flags);
774 if (-1 == pm8001_bar4_shift(pm8001_ha, RB6_ACCESS_REG)) {
775 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
776 PM8001_FAIL_DBG(pm8001_ha,
777 pm8001_printk("Shift Bar4 to 0x%x failed\n",
778 RB6_ACCESS_REG));
779 return -1;
780 }
781 pm8001_cw32(pm8001_ha, 2, SPC_RB6_OFFSET,
782 RB6_MAGIC_NUMBER_RST);
783 pm8001_cw32(pm8001_ha, 2, SPC_RB6_OFFSET, RB6_MAGIC_NUMBER_RST);
784 /* wait for 100 ms */
785 mdelay(100);
786 regVal = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2) &
787 SCRATCH_PAD2_FWRDY_RST;
788 if (regVal != SCRATCH_PAD2_FWRDY_RST) {
789 regVal1 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1);
790 regVal2 = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2);
791 PM8001_FAIL_DBG(pm8001_ha,
792 pm8001_printk("TIMEOUT:MSGU_SCRATCH_PAD1"
793 "=0x%x, MSGU_SCRATCH_PAD2=0x%x\n",
794 regVal1, regVal2));
795 PM8001_FAIL_DBG(pm8001_ha,
796 pm8001_printk("SCRATCH_PAD0 value = 0x%x\n",
797 pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_0)));
798 PM8001_FAIL_DBG(pm8001_ha,
799 pm8001_printk("SCRATCH_PAD3 value = 0x%x\n",
800 pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_3)));
801 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
802 return -1;
803 }
804 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
805 }
806 return 0;
807 }
808
809 /**
810 * pm8001_chip_soft_rst - soft reset the PM8001 chip, so that the clear all
811 * the FW register status to the originated status.
812 * @pm8001_ha: our hba card information
813 */
814 static int
815 pm8001_chip_soft_rst(struct pm8001_hba_info *pm8001_ha)
816 {
817 u32 regVal, toggleVal;
818 u32 max_wait_count;
819 u32 regVal1, regVal2, regVal3;
820 u32 signature = 0x252acbcd; /* for host scratch pad0 */
821 unsigned long flags;
822
823 /* step1: Check FW is ready for soft reset */
824 if (soft_reset_ready_check(pm8001_ha) != 0) {
825 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("FW is not ready\n"));
826 return -1;
827 }
828
829 /* step 2: clear NMI status register on AAP1 and IOP, write the same
830 value to clear */
831 /* map 0x60000 to BAR4(0x20), BAR2(win) */
832 spin_lock_irqsave(&pm8001_ha->lock, flags);
833 if (-1 == pm8001_bar4_shift(pm8001_ha, MBIC_AAP1_ADDR_BASE)) {
834 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
835 PM8001_FAIL_DBG(pm8001_ha,
836 pm8001_printk("Shift Bar4 to 0x%x failed\n",
837 MBIC_AAP1_ADDR_BASE));
838 return -1;
839 }
840 regVal = pm8001_cr32(pm8001_ha, 2, MBIC_NMI_ENABLE_VPE0_IOP);
841 PM8001_INIT_DBG(pm8001_ha,
842 pm8001_printk("MBIC - NMI Enable VPE0 (IOP)= 0x%x\n", regVal));
843 pm8001_cw32(pm8001_ha, 2, MBIC_NMI_ENABLE_VPE0_IOP, 0x0);
844 /* map 0x70000 to BAR4(0x20), BAR2(win) */
845 if (-1 == pm8001_bar4_shift(pm8001_ha, MBIC_IOP_ADDR_BASE)) {
846 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
847 PM8001_FAIL_DBG(pm8001_ha,
848 pm8001_printk("Shift Bar4 to 0x%x failed\n",
849 MBIC_IOP_ADDR_BASE));
850 return -1;
851 }
852 regVal = pm8001_cr32(pm8001_ha, 2, MBIC_NMI_ENABLE_VPE0_AAP1);
853 PM8001_INIT_DBG(pm8001_ha,
854 pm8001_printk("MBIC - NMI Enable VPE0 (AAP1)= 0x%x\n", regVal));
855 pm8001_cw32(pm8001_ha, 2, MBIC_NMI_ENABLE_VPE0_AAP1, 0x0);
856
857 regVal = pm8001_cr32(pm8001_ha, 1, PCIE_EVENT_INTERRUPT_ENABLE);
858 PM8001_INIT_DBG(pm8001_ha,
859 pm8001_printk("PCIE -Event Interrupt Enable = 0x%x\n", regVal));
860 pm8001_cw32(pm8001_ha, 1, PCIE_EVENT_INTERRUPT_ENABLE, 0x0);
861
862 regVal = pm8001_cr32(pm8001_ha, 1, PCIE_EVENT_INTERRUPT);
863 PM8001_INIT_DBG(pm8001_ha,
864 pm8001_printk("PCIE - Event Interrupt = 0x%x\n", regVal));
865 pm8001_cw32(pm8001_ha, 1, PCIE_EVENT_INTERRUPT, regVal);
866
867 regVal = pm8001_cr32(pm8001_ha, 1, PCIE_ERROR_INTERRUPT_ENABLE);
868 PM8001_INIT_DBG(pm8001_ha,
869 pm8001_printk("PCIE -Error Interrupt Enable = 0x%x\n", regVal));
870 pm8001_cw32(pm8001_ha, 1, PCIE_ERROR_INTERRUPT_ENABLE, 0x0);
871
872 regVal = pm8001_cr32(pm8001_ha, 1, PCIE_ERROR_INTERRUPT);
873 PM8001_INIT_DBG(pm8001_ha,
874 pm8001_printk("PCIE - Error Interrupt = 0x%x\n", regVal));
875 pm8001_cw32(pm8001_ha, 1, PCIE_ERROR_INTERRUPT, regVal);
876
877 /* read the scratch pad 1 register bit 2 */
878 regVal = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1)
879 & SCRATCH_PAD1_RST;
880 toggleVal = regVal ^ SCRATCH_PAD1_RST;
881
882 /* set signature in host scratch pad0 register to tell SPC that the
883 host performs the soft reset */
884 pm8001_cw32(pm8001_ha, 0, MSGU_HOST_SCRATCH_PAD_0, signature);
885
886 /* read required registers for confirmming */
887 /* map 0x0700000 to BAR4(0x20), BAR2(win) */
888 if (-1 == pm8001_bar4_shift(pm8001_ha, GSM_ADDR_BASE)) {
889 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
890 PM8001_FAIL_DBG(pm8001_ha,
891 pm8001_printk("Shift Bar4 to 0x%x failed\n",
892 GSM_ADDR_BASE));
893 return -1;
894 }
895 PM8001_INIT_DBG(pm8001_ha,
896 pm8001_printk("GSM 0x0(0x00007b88)-GSM Configuration and"
897 " Reset = 0x%x\n",
898 pm8001_cr32(pm8001_ha, 2, GSM_CONFIG_RESET)));
899
900 /* step 3: host read GSM Configuration and Reset register */
901 regVal = pm8001_cr32(pm8001_ha, 2, GSM_CONFIG_RESET);
902 /* Put those bits to low */
903 /* GSM XCBI offset = 0x70 0000
904 0x00 Bit 13 COM_SLV_SW_RSTB 1
905 0x00 Bit 12 QSSP_SW_RSTB 1
906 0x00 Bit 11 RAAE_SW_RSTB 1
907 0x00 Bit 9 RB_1_SW_RSTB 1
908 0x00 Bit 8 SM_SW_RSTB 1
909 */
910 regVal &= ~(0x00003b00);
911 /* host write GSM Configuration and Reset register */
912 pm8001_cw32(pm8001_ha, 2, GSM_CONFIG_RESET, regVal);
913 PM8001_INIT_DBG(pm8001_ha,
914 pm8001_printk("GSM 0x0 (0x00007b88 ==> 0x00004088) - GSM "
915 "Configuration and Reset is set to = 0x%x\n",
916 pm8001_cr32(pm8001_ha, 2, GSM_CONFIG_RESET)));
917
918 /* step 4: */
919 /* disable GSM - Read Address Parity Check */
920 regVal1 = pm8001_cr32(pm8001_ha, 2, GSM_READ_ADDR_PARITY_CHECK);
921 PM8001_INIT_DBG(pm8001_ha,
922 pm8001_printk("GSM 0x700038 - Read Address Parity Check "
923 "Enable = 0x%x\n", regVal1));
924 pm8001_cw32(pm8001_ha, 2, GSM_READ_ADDR_PARITY_CHECK, 0x0);
925 PM8001_INIT_DBG(pm8001_ha,
926 pm8001_printk("GSM 0x700038 - Read Address Parity Check Enable"
927 "is set to = 0x%x\n",
928 pm8001_cr32(pm8001_ha, 2, GSM_READ_ADDR_PARITY_CHECK)));
929
930 /* disable GSM - Write Address Parity Check */
931 regVal2 = pm8001_cr32(pm8001_ha, 2, GSM_WRITE_ADDR_PARITY_CHECK);
932 PM8001_INIT_DBG(pm8001_ha,
933 pm8001_printk("GSM 0x700040 - Write Address Parity Check"
934 " Enable = 0x%x\n", regVal2));
935 pm8001_cw32(pm8001_ha, 2, GSM_WRITE_ADDR_PARITY_CHECK, 0x0);
936 PM8001_INIT_DBG(pm8001_ha,
937 pm8001_printk("GSM 0x700040 - Write Address Parity Check "
938 "Enable is set to = 0x%x\n",
939 pm8001_cr32(pm8001_ha, 2, GSM_WRITE_ADDR_PARITY_CHECK)));
940
941 /* disable GSM - Write Data Parity Check */
942 regVal3 = pm8001_cr32(pm8001_ha, 2, GSM_WRITE_DATA_PARITY_CHECK);
943 PM8001_INIT_DBG(pm8001_ha,
944 pm8001_printk("GSM 0x300048 - Write Data Parity Check"
945 " Enable = 0x%x\n", regVal3));
946 pm8001_cw32(pm8001_ha, 2, GSM_WRITE_DATA_PARITY_CHECK, 0x0);
947 PM8001_INIT_DBG(pm8001_ha,
948 pm8001_printk("GSM 0x300048 - Write Data Parity Check Enable"
949 "is set to = 0x%x\n",
950 pm8001_cr32(pm8001_ha, 2, GSM_WRITE_DATA_PARITY_CHECK)));
951
952 /* step 5: delay 10 usec */
953 udelay(10);
954 /* step 5-b: set GPIO-0 output control to tristate anyway */
955 if (-1 == pm8001_bar4_shift(pm8001_ha, GPIO_ADDR_BASE)) {
956 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
957 PM8001_INIT_DBG(pm8001_ha,
958 pm8001_printk("Shift Bar4 to 0x%x failed\n",
959 GPIO_ADDR_BASE));
960 return -1;
961 }
962 regVal = pm8001_cr32(pm8001_ha, 2, GPIO_GPIO_0_0UTPUT_CTL_OFFSET);
963 PM8001_INIT_DBG(pm8001_ha,
964 pm8001_printk("GPIO Output Control Register:"
965 " = 0x%x\n", regVal));
966 /* set GPIO-0 output control to tri-state */
967 regVal &= 0xFFFFFFFC;
968 pm8001_cw32(pm8001_ha, 2, GPIO_GPIO_0_0UTPUT_CTL_OFFSET, regVal);
969
970 /* Step 6: Reset the IOP and AAP1 */
971 /* map 0x00000 to BAR4(0x20), BAR2(win) */
972 if (-1 == pm8001_bar4_shift(pm8001_ha, SPC_TOP_LEVEL_ADDR_BASE)) {
973 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
974 PM8001_FAIL_DBG(pm8001_ha,
975 pm8001_printk("SPC Shift Bar4 to 0x%x failed\n",
976 SPC_TOP_LEVEL_ADDR_BASE));
977 return -1;
978 }
979 regVal = pm8001_cr32(pm8001_ha, 2, SPC_REG_RESET);
980 PM8001_INIT_DBG(pm8001_ha,
981 pm8001_printk("Top Register before resetting IOP/AAP1"
982 ":= 0x%x\n", regVal));
983 regVal &= ~(SPC_REG_RESET_PCS_IOP_SS | SPC_REG_RESET_PCS_AAP1_SS);
984 pm8001_cw32(pm8001_ha, 2, SPC_REG_RESET, regVal);
985
986 /* step 7: Reset the BDMA/OSSP */
987 regVal = pm8001_cr32(pm8001_ha, 2, SPC_REG_RESET);
988 PM8001_INIT_DBG(pm8001_ha,
989 pm8001_printk("Top Register before resetting BDMA/OSSP"
990 ": = 0x%x\n", regVal));
991 regVal &= ~(SPC_REG_RESET_BDMA_CORE | SPC_REG_RESET_OSSP);
992 pm8001_cw32(pm8001_ha, 2, SPC_REG_RESET, regVal);
993
994 /* step 8: delay 10 usec */
995 udelay(10);
996
997 /* step 9: bring the BDMA and OSSP out of reset */
998 regVal = pm8001_cr32(pm8001_ha, 2, SPC_REG_RESET);
999 PM8001_INIT_DBG(pm8001_ha,
1000 pm8001_printk("Top Register before bringing up BDMA/OSSP"
1001 ":= 0x%x\n", regVal));
1002 regVal |= (SPC_REG_RESET_BDMA_CORE | SPC_REG_RESET_OSSP);
1003 pm8001_cw32(pm8001_ha, 2, SPC_REG_RESET, regVal);
1004
1005 /* step 10: delay 10 usec */
1006 udelay(10);
1007
1008 /* step 11: reads and sets the GSM Configuration and Reset Register */
1009 /* map 0x0700000 to BAR4(0x20), BAR2(win) */
1010 if (-1 == pm8001_bar4_shift(pm8001_ha, GSM_ADDR_BASE)) {
1011 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1012 PM8001_FAIL_DBG(pm8001_ha,
1013 pm8001_printk("SPC Shift Bar4 to 0x%x failed\n",
1014 GSM_ADDR_BASE));
1015 return -1;
1016 }
1017 PM8001_INIT_DBG(pm8001_ha,
1018 pm8001_printk("GSM 0x0 (0x00007b88)-GSM Configuration and "
1019 "Reset = 0x%x\n", pm8001_cr32(pm8001_ha, 2, GSM_CONFIG_RESET)));
1020 regVal = pm8001_cr32(pm8001_ha, 2, GSM_CONFIG_RESET);
1021 /* Put those bits to high */
1022 /* GSM XCBI offset = 0x70 0000
1023 0x00 Bit 13 COM_SLV_SW_RSTB 1
1024 0x00 Bit 12 QSSP_SW_RSTB 1
1025 0x00 Bit 11 RAAE_SW_RSTB 1
1026 0x00 Bit 9 RB_1_SW_RSTB 1
1027 0x00 Bit 8 SM_SW_RSTB 1
1028 */
1029 regVal |= (GSM_CONFIG_RESET_VALUE);
1030 pm8001_cw32(pm8001_ha, 2, GSM_CONFIG_RESET, regVal);
1031 PM8001_INIT_DBG(pm8001_ha,
1032 pm8001_printk("GSM (0x00004088 ==> 0x00007b88) - GSM"
1033 " Configuration and Reset is set to = 0x%x\n",
1034 pm8001_cr32(pm8001_ha, 2, GSM_CONFIG_RESET)));
1035
1036 /* step 12: Restore GSM - Read Address Parity Check */
1037 regVal = pm8001_cr32(pm8001_ha, 2, GSM_READ_ADDR_PARITY_CHECK);
1038 /* just for debugging */
1039 PM8001_INIT_DBG(pm8001_ha,
1040 pm8001_printk("GSM 0x700038 - Read Address Parity Check Enable"
1041 " = 0x%x\n", regVal));
1042 pm8001_cw32(pm8001_ha, 2, GSM_READ_ADDR_PARITY_CHECK, regVal1);
1043 PM8001_INIT_DBG(pm8001_ha,
1044 pm8001_printk("GSM 0x700038 - Read Address Parity"
1045 " Check Enable is set to = 0x%x\n",
1046 pm8001_cr32(pm8001_ha, 2, GSM_READ_ADDR_PARITY_CHECK)));
1047 /* Restore GSM - Write Address Parity Check */
1048 regVal = pm8001_cr32(pm8001_ha, 2, GSM_WRITE_ADDR_PARITY_CHECK);
1049 pm8001_cw32(pm8001_ha, 2, GSM_WRITE_ADDR_PARITY_CHECK, regVal2);
1050 PM8001_INIT_DBG(pm8001_ha,
1051 pm8001_printk("GSM 0x700040 - Write Address Parity Check"
1052 " Enable is set to = 0x%x\n",
1053 pm8001_cr32(pm8001_ha, 2, GSM_WRITE_ADDR_PARITY_CHECK)));
1054 /* Restore GSM - Write Data Parity Check */
1055 regVal = pm8001_cr32(pm8001_ha, 2, GSM_WRITE_DATA_PARITY_CHECK);
1056 pm8001_cw32(pm8001_ha, 2, GSM_WRITE_DATA_PARITY_CHECK, regVal3);
1057 PM8001_INIT_DBG(pm8001_ha,
1058 pm8001_printk("GSM 0x700048 - Write Data Parity Check Enable"
1059 "is set to = 0x%x\n",
1060 pm8001_cr32(pm8001_ha, 2, GSM_WRITE_DATA_PARITY_CHECK)));
1061
1062 /* step 13: bring the IOP and AAP1 out of reset */
1063 /* map 0x00000 to BAR4(0x20), BAR2(win) */
1064 if (-1 == pm8001_bar4_shift(pm8001_ha, SPC_TOP_LEVEL_ADDR_BASE)) {
1065 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1066 PM8001_FAIL_DBG(pm8001_ha,
1067 pm8001_printk("Shift Bar4 to 0x%x failed\n",
1068 SPC_TOP_LEVEL_ADDR_BASE));
1069 return -1;
1070 }
1071 regVal = pm8001_cr32(pm8001_ha, 2, SPC_REG_RESET);
1072 regVal |= (SPC_REG_RESET_PCS_IOP_SS | SPC_REG_RESET_PCS_AAP1_SS);
1073 pm8001_cw32(pm8001_ha, 2, SPC_REG_RESET, regVal);
1074
1075 /* step 14: delay 10 usec - Normal Mode */
1076 udelay(10);
1077 /* check Soft Reset Normal mode or Soft Reset HDA mode */
1078 if (signature == SPC_SOFT_RESET_SIGNATURE) {
1079 /* step 15 (Normal Mode): wait until scratch pad1 register
1080 bit 2 toggled */
1081 max_wait_count = 2 * 1000 * 1000;/* 2 sec */
1082 do {
1083 udelay(1);
1084 regVal = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1) &
1085 SCRATCH_PAD1_RST;
1086 } while ((regVal != toggleVal) && (--max_wait_count));
1087
1088 if (!max_wait_count) {
1089 regVal = pm8001_cr32(pm8001_ha, 0,
1090 MSGU_SCRATCH_PAD_1);
1091 PM8001_FAIL_DBG(pm8001_ha,
1092 pm8001_printk("TIMEOUT : ToggleVal 0x%x,"
1093 "MSGU_SCRATCH_PAD1 = 0x%x\n",
1094 toggleVal, regVal));
1095 PM8001_FAIL_DBG(pm8001_ha,
1096 pm8001_printk("SCRATCH_PAD0 value = 0x%x\n",
1097 pm8001_cr32(pm8001_ha, 0,
1098 MSGU_SCRATCH_PAD_0)));
1099 PM8001_FAIL_DBG(pm8001_ha,
1100 pm8001_printk("SCRATCH_PAD2 value = 0x%x\n",
1101 pm8001_cr32(pm8001_ha, 0,
1102 MSGU_SCRATCH_PAD_2)));
1103 PM8001_FAIL_DBG(pm8001_ha,
1104 pm8001_printk("SCRATCH_PAD3 value = 0x%x\n",
1105 pm8001_cr32(pm8001_ha, 0,
1106 MSGU_SCRATCH_PAD_3)));
1107 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1108 return -1;
1109 }
1110
1111 /* step 16 (Normal) - Clear ODMR and ODCR */
1112 pm8001_cw32(pm8001_ha, 0, MSGU_ODCR, ODCR_CLEAR_ALL);
1113 pm8001_cw32(pm8001_ha, 0, MSGU_ODMR, ODMR_CLEAR_ALL);
1114
1115 /* step 17 (Normal Mode): wait for the FW and IOP to get
1116 ready - 1 sec timeout */
1117 /* Wait for the SPC Configuration Table to be ready */
1118 if (check_fw_ready(pm8001_ha) == -1) {
1119 regVal = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_1);
1120 /* return error if MPI Configuration Table not ready */
1121 PM8001_INIT_DBG(pm8001_ha,
1122 pm8001_printk("FW not ready SCRATCH_PAD1"
1123 " = 0x%x\n", regVal));
1124 regVal = pm8001_cr32(pm8001_ha, 0, MSGU_SCRATCH_PAD_2);
1125 /* return error if MPI Configuration Table not ready */
1126 PM8001_INIT_DBG(pm8001_ha,
1127 pm8001_printk("FW not ready SCRATCH_PAD2"
1128 " = 0x%x\n", regVal));
1129 PM8001_INIT_DBG(pm8001_ha,
1130 pm8001_printk("SCRATCH_PAD0 value = 0x%x\n",
1131 pm8001_cr32(pm8001_ha, 0,
1132 MSGU_SCRATCH_PAD_0)));
1133 PM8001_INIT_DBG(pm8001_ha,
1134 pm8001_printk("SCRATCH_PAD3 value = 0x%x\n",
1135 pm8001_cr32(pm8001_ha, 0,
1136 MSGU_SCRATCH_PAD_3)));
1137 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1138 return -1;
1139 }
1140 }
1141 pm8001_bar4_shift(pm8001_ha, 0);
1142 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1143
1144 PM8001_INIT_DBG(pm8001_ha,
1145 pm8001_printk("SPC soft reset Complete\n"));
1146 return 0;
1147 }
1148
1149 static void pm8001_hw_chip_rst(struct pm8001_hba_info *pm8001_ha)
1150 {
1151 u32 i;
1152 u32 regVal;
1153 PM8001_INIT_DBG(pm8001_ha,
1154 pm8001_printk("chip reset start\n"));
1155
1156 /* do SPC chip reset. */
1157 regVal = pm8001_cr32(pm8001_ha, 1, SPC_REG_RESET);
1158 regVal &= ~(SPC_REG_RESET_DEVICE);
1159 pm8001_cw32(pm8001_ha, 1, SPC_REG_RESET, regVal);
1160
1161 /* delay 10 usec */
1162 udelay(10);
1163
1164 /* bring chip reset out of reset */
1165 regVal = pm8001_cr32(pm8001_ha, 1, SPC_REG_RESET);
1166 regVal |= SPC_REG_RESET_DEVICE;
1167 pm8001_cw32(pm8001_ha, 1, SPC_REG_RESET, regVal);
1168
1169 /* delay 10 usec */
1170 udelay(10);
1171
1172 /* wait for 20 msec until the firmware gets reloaded */
1173 i = 20;
1174 do {
1175 mdelay(1);
1176 } while ((--i) != 0);
1177
1178 PM8001_INIT_DBG(pm8001_ha,
1179 pm8001_printk("chip reset finished\n"));
1180 }
1181
1182 /**
1183 * pm8001_chip_iounmap - which maped when initialized.
1184 * @pm8001_ha: our hba card information
1185 */
1186 void pm8001_chip_iounmap(struct pm8001_hba_info *pm8001_ha)
1187 {
1188 s8 bar, logical = 0;
1189 for (bar = 0; bar < 6; bar++) {
1190 /*
1191 ** logical BARs for SPC:
1192 ** bar 0 and 1 - logical BAR0
1193 ** bar 2 and 3 - logical BAR1
1194 ** bar4 - logical BAR2
1195 ** bar5 - logical BAR3
1196 ** Skip the appropriate assignments:
1197 */
1198 if ((bar == 1) || (bar == 3))
1199 continue;
1200 if (pm8001_ha->io_mem[logical].memvirtaddr) {
1201 iounmap(pm8001_ha->io_mem[logical].memvirtaddr);
1202 logical++;
1203 }
1204 }
1205 }
1206
1207 /**
1208 * pm8001_chip_interrupt_enable - enable PM8001 chip interrupt
1209 * @pm8001_ha: our hba card information
1210 */
1211 static void
1212 pm8001_chip_intx_interrupt_enable(struct pm8001_hba_info *pm8001_ha)
1213 {
1214 pm8001_cw32(pm8001_ha, 0, MSGU_ODMR, ODMR_CLEAR_ALL);
1215 pm8001_cw32(pm8001_ha, 0, MSGU_ODCR, ODCR_CLEAR_ALL);
1216 }
1217
1218 /**
1219 * pm8001_chip_intx_interrupt_disable- disable PM8001 chip interrupt
1220 * @pm8001_ha: our hba card information
1221 */
1222 static void
1223 pm8001_chip_intx_interrupt_disable(struct pm8001_hba_info *pm8001_ha)
1224 {
1225 pm8001_cw32(pm8001_ha, 0, MSGU_ODMR, ODMR_MASK_ALL);
1226 }
1227
1228 /**
1229 * pm8001_chip_msix_interrupt_enable - enable PM8001 chip interrupt
1230 * @pm8001_ha: our hba card information
1231 */
1232 static void
1233 pm8001_chip_msix_interrupt_enable(struct pm8001_hba_info *pm8001_ha,
1234 u32 int_vec_idx)
1235 {
1236 u32 msi_index;
1237 u32 value;
1238 msi_index = int_vec_idx * MSIX_TABLE_ELEMENT_SIZE;
1239 msi_index += MSIX_TABLE_BASE;
1240 pm8001_cw32(pm8001_ha, 0, msi_index, MSIX_INTERRUPT_ENABLE);
1241 value = (1 << int_vec_idx);
1242 pm8001_cw32(pm8001_ha, 0, MSGU_ODCR, value);
1243
1244 }
1245
1246 /**
1247 * pm8001_chip_msix_interrupt_disable - disable PM8001 chip interrupt
1248 * @pm8001_ha: our hba card information
1249 */
1250 static void
1251 pm8001_chip_msix_interrupt_disable(struct pm8001_hba_info *pm8001_ha,
1252 u32 int_vec_idx)
1253 {
1254 u32 msi_index;
1255 msi_index = int_vec_idx * MSIX_TABLE_ELEMENT_SIZE;
1256 msi_index += MSIX_TABLE_BASE;
1257 pm8001_cw32(pm8001_ha, 0, msi_index, MSIX_INTERRUPT_DISABLE);
1258 }
1259
1260 /**
1261 * pm8001_chip_interrupt_enable - enable PM8001 chip interrupt
1262 * @pm8001_ha: our hba card information
1263 */
1264 static void
1265 pm8001_chip_interrupt_enable(struct pm8001_hba_info *pm8001_ha, u8 vec)
1266 {
1267 #ifdef PM8001_USE_MSIX
1268 pm8001_chip_msix_interrupt_enable(pm8001_ha, 0);
1269 return;
1270 #endif
1271 pm8001_chip_intx_interrupt_enable(pm8001_ha);
1272
1273 }
1274
1275 /**
1276 * pm8001_chip_intx_interrupt_disable- disable PM8001 chip interrupt
1277 * @pm8001_ha: our hba card information
1278 */
1279 static void
1280 pm8001_chip_interrupt_disable(struct pm8001_hba_info *pm8001_ha, u8 vec)
1281 {
1282 #ifdef PM8001_USE_MSIX
1283 pm8001_chip_msix_interrupt_disable(pm8001_ha, 0);
1284 return;
1285 #endif
1286 pm8001_chip_intx_interrupt_disable(pm8001_ha);
1287
1288 }
1289
1290 /**
1291 * pm8001_mpi_msg_free_get - get the free message buffer for transfer
1292 * inbound queue.
1293 * @circularQ: the inbound queue we want to transfer to HBA.
1294 * @messageSize: the message size of this transfer, normally it is 64 bytes
1295 * @messagePtr: the pointer to message.
1296 */
1297 int pm8001_mpi_msg_free_get(struct inbound_queue_table *circularQ,
1298 u16 messageSize, void **messagePtr)
1299 {
1300 u32 offset, consumer_index;
1301 struct mpi_msg_hdr *msgHeader;
1302 u8 bcCount = 1; /* only support single buffer */
1303
1304 /* Checks is the requested message size can be allocated in this queue*/
1305 if (messageSize > IOMB_SIZE_SPCV) {
1306 *messagePtr = NULL;
1307 return -1;
1308 }
1309
1310 /* Stores the new consumer index */
1311 consumer_index = pm8001_read_32(circularQ->ci_virt);
1312 circularQ->consumer_index = cpu_to_le32(consumer_index);
1313 if (((circularQ->producer_idx + bcCount) % PM8001_MPI_QUEUE) ==
1314 le32_to_cpu(circularQ->consumer_index)) {
1315 *messagePtr = NULL;
1316 return -1;
1317 }
1318 /* get memory IOMB buffer address */
1319 offset = circularQ->producer_idx * messageSize;
1320 /* increment to next bcCount element */
1321 circularQ->producer_idx = (circularQ->producer_idx + bcCount)
1322 % PM8001_MPI_QUEUE;
1323 /* Adds that distance to the base of the region virtual address plus
1324 the message header size*/
1325 msgHeader = (struct mpi_msg_hdr *)(circularQ->base_virt + offset);
1326 *messagePtr = ((void *)msgHeader) + sizeof(struct mpi_msg_hdr);
1327 return 0;
1328 }
1329
1330 /**
1331 * pm8001_mpi_build_cmd- build the message queue for transfer, update the PI to
1332 * FW to tell the fw to get this message from IOMB.
1333 * @pm8001_ha: our hba card information
1334 * @circularQ: the inbound queue we want to transfer to HBA.
1335 * @opCode: the operation code represents commands which LLDD and fw recognized.
1336 * @payload: the command payload of each operation command.
1337 */
1338 int pm8001_mpi_build_cmd(struct pm8001_hba_info *pm8001_ha,
1339 struct inbound_queue_table *circularQ,
1340 u32 opCode, void *payload, u32 responseQueue)
1341 {
1342 u32 Header = 0, hpriority = 0, bc = 1, category = 0x02;
1343 void *pMessage;
1344
1345 if (pm8001_mpi_msg_free_get(circularQ, pm8001_ha->iomb_size,
1346 &pMessage) < 0) {
1347 PM8001_IO_DBG(pm8001_ha,
1348 pm8001_printk("No free mpi buffer\n"));
1349 return -ENOMEM;
1350 }
1351 BUG_ON(!payload);
1352 /*Copy to the payload*/
1353 memcpy(pMessage, payload, (pm8001_ha->iomb_size -
1354 sizeof(struct mpi_msg_hdr)));
1355
1356 /*Build the header*/
1357 Header = ((1 << 31) | (hpriority << 30) | ((bc & 0x1f) << 24)
1358 | ((responseQueue & 0x3F) << 16)
1359 | ((category & 0xF) << 12) | (opCode & 0xFFF));
1360
1361 pm8001_write_32((pMessage - 4), 0, cpu_to_le32(Header));
1362 /*Update the PI to the firmware*/
1363 pm8001_cw32(pm8001_ha, circularQ->pi_pci_bar,
1364 circularQ->pi_offset, circularQ->producer_idx);
1365 PM8001_IO_DBG(pm8001_ha,
1366 pm8001_printk("INB Q %x OPCODE:%x , UPDATED PI=%d CI=%d\n",
1367 responseQueue, opCode, circularQ->producer_idx,
1368 circularQ->consumer_index));
1369 return 0;
1370 }
1371
1372 u32 pm8001_mpi_msg_free_set(struct pm8001_hba_info *pm8001_ha, void *pMsg,
1373 struct outbound_queue_table *circularQ, u8 bc)
1374 {
1375 u32 producer_index;
1376 struct mpi_msg_hdr *msgHeader;
1377 struct mpi_msg_hdr *pOutBoundMsgHeader;
1378
1379 msgHeader = (struct mpi_msg_hdr *)(pMsg - sizeof(struct mpi_msg_hdr));
1380 pOutBoundMsgHeader = (struct mpi_msg_hdr *)(circularQ->base_virt +
1381 circularQ->consumer_idx * pm8001_ha->iomb_size);
1382 if (pOutBoundMsgHeader != msgHeader) {
1383 PM8001_FAIL_DBG(pm8001_ha,
1384 pm8001_printk("consumer_idx = %d msgHeader = %p\n",
1385 circularQ->consumer_idx, msgHeader));
1386
1387 /* Update the producer index from SPC */
1388 producer_index = pm8001_read_32(circularQ->pi_virt);
1389 circularQ->producer_index = cpu_to_le32(producer_index);
1390 PM8001_FAIL_DBG(pm8001_ha,
1391 pm8001_printk("consumer_idx = %d producer_index = %d"
1392 "msgHeader = %p\n", circularQ->consumer_idx,
1393 circularQ->producer_index, msgHeader));
1394 return 0;
1395 }
1396 /* free the circular queue buffer elements associated with the message*/
1397 circularQ->consumer_idx = (circularQ->consumer_idx + bc)
1398 % PM8001_MPI_QUEUE;
1399 /* update the CI of outbound queue */
1400 pm8001_cw32(pm8001_ha, circularQ->ci_pci_bar, circularQ->ci_offset,
1401 circularQ->consumer_idx);
1402 /* Update the producer index from SPC*/
1403 producer_index = pm8001_read_32(circularQ->pi_virt);
1404 circularQ->producer_index = cpu_to_le32(producer_index);
1405 PM8001_IO_DBG(pm8001_ha,
1406 pm8001_printk(" CI=%d PI=%d\n", circularQ->consumer_idx,
1407 circularQ->producer_index));
1408 return 0;
1409 }
1410
1411 /**
1412 * pm8001_mpi_msg_consume- get the MPI message from outbound queue
1413 * message table.
1414 * @pm8001_ha: our hba card information
1415 * @circularQ: the outbound queue table.
1416 * @messagePtr1: the message contents of this outbound message.
1417 * @pBC: the message size.
1418 */
1419 u32 pm8001_mpi_msg_consume(struct pm8001_hba_info *pm8001_ha,
1420 struct outbound_queue_table *circularQ,
1421 void **messagePtr1, u8 *pBC)
1422 {
1423 struct mpi_msg_hdr *msgHeader;
1424 __le32 msgHeader_tmp;
1425 u32 header_tmp;
1426 do {
1427 /* If there are not-yet-delivered messages ... */
1428 if (le32_to_cpu(circularQ->producer_index)
1429 != circularQ->consumer_idx) {
1430 /*Get the pointer to the circular queue buffer element*/
1431 msgHeader = (struct mpi_msg_hdr *)
1432 (circularQ->base_virt +
1433 circularQ->consumer_idx * pm8001_ha->iomb_size);
1434 /* read header */
1435 header_tmp = pm8001_read_32(msgHeader);
1436 msgHeader_tmp = cpu_to_le32(header_tmp);
1437 if (0 != (le32_to_cpu(msgHeader_tmp) & 0x80000000)) {
1438 if (OPC_OUB_SKIP_ENTRY !=
1439 (le32_to_cpu(msgHeader_tmp) & 0xfff)) {
1440 *messagePtr1 =
1441 ((u8 *)msgHeader) +
1442 sizeof(struct mpi_msg_hdr);
1443 *pBC = (u8)((le32_to_cpu(msgHeader_tmp)
1444 >> 24) & 0x1f);
1445 PM8001_IO_DBG(pm8001_ha,
1446 pm8001_printk(": CI=%d PI=%d "
1447 "msgHeader=%x\n",
1448 circularQ->consumer_idx,
1449 circularQ->producer_index,
1450 msgHeader_tmp));
1451 return MPI_IO_STATUS_SUCCESS;
1452 } else {
1453 circularQ->consumer_idx =
1454 (circularQ->consumer_idx +
1455 ((le32_to_cpu(msgHeader_tmp)
1456 >> 24) & 0x1f))
1457 % PM8001_MPI_QUEUE;
1458 msgHeader_tmp = 0;
1459 pm8001_write_32(msgHeader, 0, 0);
1460 /* update the CI of outbound queue */
1461 pm8001_cw32(pm8001_ha,
1462 circularQ->ci_pci_bar,
1463 circularQ->ci_offset,
1464 circularQ->consumer_idx);
1465 }
1466 } else {
1467 circularQ->consumer_idx =
1468 (circularQ->consumer_idx +
1469 ((le32_to_cpu(msgHeader_tmp) >> 24) &
1470 0x1f)) % PM8001_MPI_QUEUE;
1471 msgHeader_tmp = 0;
1472 pm8001_write_32(msgHeader, 0, 0);
1473 /* update the CI of outbound queue */
1474 pm8001_cw32(pm8001_ha, circularQ->ci_pci_bar,
1475 circularQ->ci_offset,
1476 circularQ->consumer_idx);
1477 return MPI_IO_STATUS_FAIL;
1478 }
1479 } else {
1480 u32 producer_index;
1481 void *pi_virt = circularQ->pi_virt;
1482 /* Update the producer index from SPC */
1483 producer_index = pm8001_read_32(pi_virt);
1484 circularQ->producer_index = cpu_to_le32(producer_index);
1485 }
1486 } while (le32_to_cpu(circularQ->producer_index) !=
1487 circularQ->consumer_idx);
1488 /* while we don't have any more not-yet-delivered message */
1489 /* report empty */
1490 return MPI_IO_STATUS_BUSY;
1491 }
1492
1493 void pm8001_work_fn(struct work_struct *work)
1494 {
1495 struct pm8001_work *pw = container_of(work, struct pm8001_work, work);
1496 struct pm8001_device *pm8001_dev;
1497 struct domain_device *dev;
1498
1499 /*
1500 * So far, all users of this stash an associated structure here.
1501 * If we get here, and this pointer is null, then the action
1502 * was cancelled. This nullification happens when the device
1503 * goes away.
1504 */
1505 pm8001_dev = pw->data; /* Most stash device structure */
1506 if ((pm8001_dev == NULL)
1507 || ((pw->handler != IO_XFER_ERROR_BREAK)
1508 && (pm8001_dev->dev_type == SAS_PHY_UNUSED))) {
1509 kfree(pw);
1510 return;
1511 }
1512
1513 switch (pw->handler) {
1514 case IO_XFER_ERROR_BREAK:
1515 { /* This one stashes the sas_task instead */
1516 struct sas_task *t = (struct sas_task *)pm8001_dev;
1517 u32 tag;
1518 struct pm8001_ccb_info *ccb;
1519 struct pm8001_hba_info *pm8001_ha = pw->pm8001_ha;
1520 unsigned long flags, flags1;
1521 struct task_status_struct *ts;
1522 int i;
1523
1524 if (pm8001_query_task(t) == TMF_RESP_FUNC_SUCC)
1525 break; /* Task still on lu */
1526 spin_lock_irqsave(&pm8001_ha->lock, flags);
1527
1528 spin_lock_irqsave(&t->task_state_lock, flags1);
1529 if (unlikely((t->task_state_flags & SAS_TASK_STATE_DONE))) {
1530 spin_unlock_irqrestore(&t->task_state_lock, flags1);
1531 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1532 break; /* Task got completed by another */
1533 }
1534 spin_unlock_irqrestore(&t->task_state_lock, flags1);
1535
1536 /* Search for a possible ccb that matches the task */
1537 for (i = 0; ccb = NULL, i < PM8001_MAX_CCB; i++) {
1538 ccb = &pm8001_ha->ccb_info[i];
1539 tag = ccb->ccb_tag;
1540 if ((tag != 0xFFFFFFFF) && (ccb->task == t))
1541 break;
1542 }
1543 if (!ccb) {
1544 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1545 break; /* Task got freed by another */
1546 }
1547 ts = &t->task_status;
1548 ts->resp = SAS_TASK_COMPLETE;
1549 /* Force the midlayer to retry */
1550 ts->stat = SAS_QUEUE_FULL;
1551 pm8001_dev = ccb->device;
1552 if (pm8001_dev)
1553 pm8001_dev->running_req--;
1554 spin_lock_irqsave(&t->task_state_lock, flags1);
1555 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
1556 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
1557 t->task_state_flags |= SAS_TASK_STATE_DONE;
1558 if (unlikely((t->task_state_flags & SAS_TASK_STATE_ABORTED))) {
1559 spin_unlock_irqrestore(&t->task_state_lock, flags1);
1560 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("task 0x%p"
1561 " done with event 0x%x resp 0x%x stat 0x%x but"
1562 " aborted by upper layer!\n",
1563 t, pw->handler, ts->resp, ts->stat));
1564 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
1565 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1566 } else {
1567 spin_unlock_irqrestore(&t->task_state_lock, flags1);
1568 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
1569 mb();/* in order to force CPU ordering */
1570 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1571 t->task_done(t);
1572 }
1573 } break;
1574 case IO_XFER_OPEN_RETRY_TIMEOUT:
1575 { /* This one stashes the sas_task instead */
1576 struct sas_task *t = (struct sas_task *)pm8001_dev;
1577 u32 tag;
1578 struct pm8001_ccb_info *ccb;
1579 struct pm8001_hba_info *pm8001_ha = pw->pm8001_ha;
1580 unsigned long flags, flags1;
1581 int i, ret = 0;
1582
1583 PM8001_IO_DBG(pm8001_ha,
1584 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
1585
1586 ret = pm8001_query_task(t);
1587
1588 PM8001_IO_DBG(pm8001_ha,
1589 switch (ret) {
1590 case TMF_RESP_FUNC_SUCC:
1591 pm8001_printk("...Task on lu\n");
1592 break;
1593
1594 case TMF_RESP_FUNC_COMPLETE:
1595 pm8001_printk("...Task NOT on lu\n");
1596 break;
1597
1598 default:
1599 pm8001_printk("...query task failed!!!\n");
1600 break;
1601 });
1602
1603 spin_lock_irqsave(&pm8001_ha->lock, flags);
1604
1605 spin_lock_irqsave(&t->task_state_lock, flags1);
1606
1607 if (unlikely((t->task_state_flags & SAS_TASK_STATE_DONE))) {
1608 spin_unlock_irqrestore(&t->task_state_lock, flags1);
1609 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1610 if (ret == TMF_RESP_FUNC_SUCC) /* task on lu */
1611 (void)pm8001_abort_task(t);
1612 break; /* Task got completed by another */
1613 }
1614
1615 spin_unlock_irqrestore(&t->task_state_lock, flags1);
1616
1617 /* Search for a possible ccb that matches the task */
1618 for (i = 0; ccb = NULL, i < PM8001_MAX_CCB; i++) {
1619 ccb = &pm8001_ha->ccb_info[i];
1620 tag = ccb->ccb_tag;
1621 if ((tag != 0xFFFFFFFF) && (ccb->task == t))
1622 break;
1623 }
1624 if (!ccb) {
1625 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1626 if (ret == TMF_RESP_FUNC_SUCC) /* task on lu */
1627 (void)pm8001_abort_task(t);
1628 break; /* Task got freed by another */
1629 }
1630
1631 pm8001_dev = ccb->device;
1632 dev = pm8001_dev->sas_device;
1633
1634 switch (ret) {
1635 case TMF_RESP_FUNC_SUCC: /* task on lu */
1636 ccb->open_retry = 1; /* Snub completion */
1637 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1638 ret = pm8001_abort_task(t);
1639 ccb->open_retry = 0;
1640 switch (ret) {
1641 case TMF_RESP_FUNC_SUCC:
1642 case TMF_RESP_FUNC_COMPLETE:
1643 break;
1644 default: /* device misbehavior */
1645 ret = TMF_RESP_FUNC_FAILED;
1646 PM8001_IO_DBG(pm8001_ha,
1647 pm8001_printk("...Reset phy\n"));
1648 pm8001_I_T_nexus_reset(dev);
1649 break;
1650 }
1651 break;
1652
1653 case TMF_RESP_FUNC_COMPLETE: /* task not on lu */
1654 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1655 /* Do we need to abort the task locally? */
1656 break;
1657
1658 default: /* device misbehavior */
1659 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
1660 ret = TMF_RESP_FUNC_FAILED;
1661 PM8001_IO_DBG(pm8001_ha,
1662 pm8001_printk("...Reset phy\n"));
1663 pm8001_I_T_nexus_reset(dev);
1664 }
1665
1666 if (ret == TMF_RESP_FUNC_FAILED)
1667 t = NULL;
1668 pm8001_open_reject_retry(pm8001_ha, t, pm8001_dev);
1669 PM8001_IO_DBG(pm8001_ha, pm8001_printk("...Complete\n"));
1670 } break;
1671 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS:
1672 dev = pm8001_dev->sas_device;
1673 pm8001_I_T_nexus_event_handler(dev);
1674 break;
1675 case IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY:
1676 dev = pm8001_dev->sas_device;
1677 pm8001_I_T_nexus_reset(dev);
1678 break;
1679 case IO_DS_IN_ERROR:
1680 dev = pm8001_dev->sas_device;
1681 pm8001_I_T_nexus_reset(dev);
1682 break;
1683 case IO_DS_NON_OPERATIONAL:
1684 dev = pm8001_dev->sas_device;
1685 pm8001_I_T_nexus_reset(dev);
1686 break;
1687 }
1688 kfree(pw);
1689 }
1690
1691 int pm8001_handle_event(struct pm8001_hba_info *pm8001_ha, void *data,
1692 int handler)
1693 {
1694 struct pm8001_work *pw;
1695 int ret = 0;
1696
1697 pw = kmalloc(sizeof(struct pm8001_work), GFP_ATOMIC);
1698 if (pw) {
1699 pw->pm8001_ha = pm8001_ha;
1700 pw->data = data;
1701 pw->handler = handler;
1702 INIT_WORK(&pw->work, pm8001_work_fn);
1703 queue_work(pm8001_wq, &pw->work);
1704 } else
1705 ret = -ENOMEM;
1706
1707 return ret;
1708 }
1709
1710 static void pm8001_send_abort_all(struct pm8001_hba_info *pm8001_ha,
1711 struct pm8001_device *pm8001_ha_dev)
1712 {
1713 int res;
1714 u32 ccb_tag;
1715 struct pm8001_ccb_info *ccb;
1716 struct sas_task *task = NULL;
1717 struct task_abort_req task_abort;
1718 struct inbound_queue_table *circularQ;
1719 u32 opc = OPC_INB_SATA_ABORT;
1720 int ret;
1721
1722 if (!pm8001_ha_dev) {
1723 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("dev is null\n"));
1724 return;
1725 }
1726
1727 task = sas_alloc_slow_task(GFP_ATOMIC);
1728
1729 if (!task) {
1730 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("cannot "
1731 "allocate task\n"));
1732 return;
1733 }
1734
1735 task->task_done = pm8001_task_done;
1736
1737 res = pm8001_tag_alloc(pm8001_ha, &ccb_tag);
1738 if (res)
1739 return;
1740
1741 ccb = &pm8001_ha->ccb_info[ccb_tag];
1742 ccb->device = pm8001_ha_dev;
1743 ccb->ccb_tag = ccb_tag;
1744 ccb->task = task;
1745
1746 circularQ = &pm8001_ha->inbnd_q_tbl[0];
1747
1748 memset(&task_abort, 0, sizeof(task_abort));
1749 task_abort.abort_all = cpu_to_le32(1);
1750 task_abort.device_id = cpu_to_le32(pm8001_ha_dev->device_id);
1751 task_abort.tag = cpu_to_le32(ccb_tag);
1752
1753 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &task_abort, 0);
1754 if (ret)
1755 pm8001_tag_free(pm8001_ha, ccb_tag);
1756
1757 }
1758
1759 static void pm8001_send_read_log(struct pm8001_hba_info *pm8001_ha,
1760 struct pm8001_device *pm8001_ha_dev)
1761 {
1762 struct sata_start_req sata_cmd;
1763 int res;
1764 u32 ccb_tag;
1765 struct pm8001_ccb_info *ccb;
1766 struct sas_task *task = NULL;
1767 struct host_to_dev_fis fis;
1768 struct domain_device *dev;
1769 struct inbound_queue_table *circularQ;
1770 u32 opc = OPC_INB_SATA_HOST_OPSTART;
1771
1772 task = sas_alloc_slow_task(GFP_ATOMIC);
1773
1774 if (!task) {
1775 PM8001_FAIL_DBG(pm8001_ha,
1776 pm8001_printk("cannot allocate task !!!\n"));
1777 return;
1778 }
1779 task->task_done = pm8001_task_done;
1780
1781 res = pm8001_tag_alloc(pm8001_ha, &ccb_tag);
1782 if (res) {
1783 sas_free_task(task);
1784 PM8001_FAIL_DBG(pm8001_ha,
1785 pm8001_printk("cannot allocate tag !!!\n"));
1786 return;
1787 }
1788
1789 /* allocate domain device by ourselves as libsas
1790 * is not going to provide any
1791 */
1792 dev = kzalloc(sizeof(struct domain_device), GFP_ATOMIC);
1793 if (!dev) {
1794 sas_free_task(task);
1795 pm8001_tag_free(pm8001_ha, ccb_tag);
1796 PM8001_FAIL_DBG(pm8001_ha,
1797 pm8001_printk("Domain device cannot be allocated\n"));
1798 return;
1799 }
1800 task->dev = dev;
1801 task->dev->lldd_dev = pm8001_ha_dev;
1802
1803 ccb = &pm8001_ha->ccb_info[ccb_tag];
1804 ccb->device = pm8001_ha_dev;
1805 ccb->ccb_tag = ccb_tag;
1806 ccb->task = task;
1807 pm8001_ha_dev->id |= NCQ_READ_LOG_FLAG;
1808 pm8001_ha_dev->id |= NCQ_2ND_RLE_FLAG;
1809
1810 memset(&sata_cmd, 0, sizeof(sata_cmd));
1811 circularQ = &pm8001_ha->inbnd_q_tbl[0];
1812
1813 /* construct read log FIS */
1814 memset(&fis, 0, sizeof(struct host_to_dev_fis));
1815 fis.fis_type = 0x27;
1816 fis.flags = 0x80;
1817 fis.command = ATA_CMD_READ_LOG_EXT;
1818 fis.lbal = 0x10;
1819 fis.sector_count = 0x1;
1820
1821 sata_cmd.tag = cpu_to_le32(ccb_tag);
1822 sata_cmd.device_id = cpu_to_le32(pm8001_ha_dev->device_id);
1823 sata_cmd.ncqtag_atap_dir_m |= ((0x1 << 7) | (0x5 << 9));
1824 memcpy(&sata_cmd.sata_fis, &fis, sizeof(struct host_to_dev_fis));
1825
1826 res = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &sata_cmd, 0);
1827 if (res) {
1828 sas_free_task(task);
1829 pm8001_tag_free(pm8001_ha, ccb_tag);
1830 kfree(dev);
1831 }
1832 }
1833
1834 /**
1835 * mpi_ssp_completion- process the event that FW response to the SSP request.
1836 * @pm8001_ha: our hba card information
1837 * @piomb: the message contents of this outbound message.
1838 *
1839 * When FW has completed a ssp request for example a IO request, after it has
1840 * filled the SG data with the data, it will trigger this event represent
1841 * that he has finished the job,please check the coresponding buffer.
1842 * So we will tell the caller who maybe waiting the result to tell upper layer
1843 * that the task has been finished.
1844 */
1845 static void
1846 mpi_ssp_completion(struct pm8001_hba_info *pm8001_ha , void *piomb)
1847 {
1848 struct sas_task *t;
1849 struct pm8001_ccb_info *ccb;
1850 unsigned long flags;
1851 u32 status;
1852 u32 param;
1853 u32 tag;
1854 struct ssp_completion_resp *psspPayload;
1855 struct task_status_struct *ts;
1856 struct ssp_response_iu *iu;
1857 struct pm8001_device *pm8001_dev;
1858 psspPayload = (struct ssp_completion_resp *)(piomb + 4);
1859 status = le32_to_cpu(psspPayload->status);
1860 tag = le32_to_cpu(psspPayload->tag);
1861 ccb = &pm8001_ha->ccb_info[tag];
1862 if ((status == IO_ABORTED) && ccb->open_retry) {
1863 /* Being completed by another */
1864 ccb->open_retry = 0;
1865 return;
1866 }
1867 pm8001_dev = ccb->device;
1868 param = le32_to_cpu(psspPayload->param);
1869
1870 t = ccb->task;
1871
1872 if (status && status != IO_UNDERFLOW)
1873 PM8001_FAIL_DBG(pm8001_ha,
1874 pm8001_printk("sas IO status 0x%x\n", status));
1875 if (unlikely(!t || !t->lldd_task || !t->dev))
1876 return;
1877 ts = &t->task_status;
1878 /* Print sas address of IO failed device */
1879 if ((status != IO_SUCCESS) && (status != IO_OVERFLOW) &&
1880 (status != IO_UNDERFLOW))
1881 PM8001_FAIL_DBG(pm8001_ha,
1882 pm8001_printk("SAS Address of IO Failure Drive:"
1883 "%016llx", SAS_ADDR(t->dev->sas_addr)));
1884
1885 switch (status) {
1886 case IO_SUCCESS:
1887 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_SUCCESS"
1888 ",param = %d\n", param));
1889 if (param == 0) {
1890 ts->resp = SAS_TASK_COMPLETE;
1891 ts->stat = SAM_STAT_GOOD;
1892 } else {
1893 ts->resp = SAS_TASK_COMPLETE;
1894 ts->stat = SAS_PROTO_RESPONSE;
1895 ts->residual = param;
1896 iu = &psspPayload->ssp_resp_iu;
1897 sas_ssp_task_response(pm8001_ha->dev, t, iu);
1898 }
1899 if (pm8001_dev)
1900 pm8001_dev->running_req--;
1901 break;
1902 case IO_ABORTED:
1903 PM8001_IO_DBG(pm8001_ha,
1904 pm8001_printk("IO_ABORTED IOMB Tag\n"));
1905 ts->resp = SAS_TASK_COMPLETE;
1906 ts->stat = SAS_ABORTED_TASK;
1907 break;
1908 case IO_UNDERFLOW:
1909 /* SSP Completion with error */
1910 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_UNDERFLOW"
1911 ",param = %d\n", param));
1912 ts->resp = SAS_TASK_COMPLETE;
1913 ts->stat = SAS_DATA_UNDERRUN;
1914 ts->residual = param;
1915 if (pm8001_dev)
1916 pm8001_dev->running_req--;
1917 break;
1918 case IO_NO_DEVICE:
1919 PM8001_IO_DBG(pm8001_ha,
1920 pm8001_printk("IO_NO_DEVICE\n"));
1921 ts->resp = SAS_TASK_UNDELIVERED;
1922 ts->stat = SAS_PHY_DOWN;
1923 break;
1924 case IO_XFER_ERROR_BREAK:
1925 PM8001_IO_DBG(pm8001_ha,
1926 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
1927 ts->resp = SAS_TASK_COMPLETE;
1928 ts->stat = SAS_OPEN_REJECT;
1929 /* Force the midlayer to retry */
1930 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
1931 break;
1932 case IO_XFER_ERROR_PHY_NOT_READY:
1933 PM8001_IO_DBG(pm8001_ha,
1934 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
1935 ts->resp = SAS_TASK_COMPLETE;
1936 ts->stat = SAS_OPEN_REJECT;
1937 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
1938 break;
1939 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED:
1940 PM8001_IO_DBG(pm8001_ha,
1941 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED\n"));
1942 ts->resp = SAS_TASK_COMPLETE;
1943 ts->stat = SAS_OPEN_REJECT;
1944 ts->open_rej_reason = SAS_OREJ_EPROTO;
1945 break;
1946 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION:
1947 PM8001_IO_DBG(pm8001_ha,
1948 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
1949 ts->resp = SAS_TASK_COMPLETE;
1950 ts->stat = SAS_OPEN_REJECT;
1951 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
1952 break;
1953 case IO_OPEN_CNX_ERROR_BREAK:
1954 PM8001_IO_DBG(pm8001_ha,
1955 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
1956 ts->resp = SAS_TASK_COMPLETE;
1957 ts->stat = SAS_OPEN_REJECT;
1958 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
1959 break;
1960 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS:
1961 PM8001_IO_DBG(pm8001_ha,
1962 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
1963 ts->resp = SAS_TASK_COMPLETE;
1964 ts->stat = SAS_OPEN_REJECT;
1965 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
1966 if (!t->uldd_task)
1967 pm8001_handle_event(pm8001_ha,
1968 pm8001_dev,
1969 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS);
1970 break;
1971 case IO_OPEN_CNX_ERROR_BAD_DESTINATION:
1972 PM8001_IO_DBG(pm8001_ha,
1973 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
1974 ts->resp = SAS_TASK_COMPLETE;
1975 ts->stat = SAS_OPEN_REJECT;
1976 ts->open_rej_reason = SAS_OREJ_BAD_DEST;
1977 break;
1978 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED:
1979 PM8001_IO_DBG(pm8001_ha,
1980 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
1981 "NOT_SUPPORTED\n"));
1982 ts->resp = SAS_TASK_COMPLETE;
1983 ts->stat = SAS_OPEN_REJECT;
1984 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
1985 break;
1986 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION:
1987 PM8001_IO_DBG(pm8001_ha,
1988 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
1989 ts->resp = SAS_TASK_UNDELIVERED;
1990 ts->stat = SAS_OPEN_REJECT;
1991 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
1992 break;
1993 case IO_XFER_ERROR_NAK_RECEIVED:
1994 PM8001_IO_DBG(pm8001_ha,
1995 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
1996 ts->resp = SAS_TASK_COMPLETE;
1997 ts->stat = SAS_OPEN_REJECT;
1998 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
1999 break;
2000 case IO_XFER_ERROR_ACK_NAK_TIMEOUT:
2001 PM8001_IO_DBG(pm8001_ha,
2002 pm8001_printk("IO_XFER_ERROR_ACK_NAK_TIMEOUT\n"));
2003 ts->resp = SAS_TASK_COMPLETE;
2004 ts->stat = SAS_NAK_R_ERR;
2005 break;
2006 case IO_XFER_ERROR_DMA:
2007 PM8001_IO_DBG(pm8001_ha,
2008 pm8001_printk("IO_XFER_ERROR_DMA\n"));
2009 ts->resp = SAS_TASK_COMPLETE;
2010 ts->stat = SAS_OPEN_REJECT;
2011 break;
2012 case IO_XFER_OPEN_RETRY_TIMEOUT:
2013 PM8001_IO_DBG(pm8001_ha,
2014 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2015 ts->resp = SAS_TASK_COMPLETE;
2016 ts->stat = SAS_OPEN_REJECT;
2017 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2018 break;
2019 case IO_XFER_ERROR_OFFSET_MISMATCH:
2020 PM8001_IO_DBG(pm8001_ha,
2021 pm8001_printk("IO_XFER_ERROR_OFFSET_MISMATCH\n"));
2022 ts->resp = SAS_TASK_COMPLETE;
2023 ts->stat = SAS_OPEN_REJECT;
2024 break;
2025 case IO_PORT_IN_RESET:
2026 PM8001_IO_DBG(pm8001_ha,
2027 pm8001_printk("IO_PORT_IN_RESET\n"));
2028 ts->resp = SAS_TASK_COMPLETE;
2029 ts->stat = SAS_OPEN_REJECT;
2030 break;
2031 case IO_DS_NON_OPERATIONAL:
2032 PM8001_IO_DBG(pm8001_ha,
2033 pm8001_printk("IO_DS_NON_OPERATIONAL\n"));
2034 ts->resp = SAS_TASK_COMPLETE;
2035 ts->stat = SAS_OPEN_REJECT;
2036 if (!t->uldd_task)
2037 pm8001_handle_event(pm8001_ha,
2038 pm8001_dev,
2039 IO_DS_NON_OPERATIONAL);
2040 break;
2041 case IO_DS_IN_RECOVERY:
2042 PM8001_IO_DBG(pm8001_ha,
2043 pm8001_printk("IO_DS_IN_RECOVERY\n"));
2044 ts->resp = SAS_TASK_COMPLETE;
2045 ts->stat = SAS_OPEN_REJECT;
2046 break;
2047 case IO_TM_TAG_NOT_FOUND:
2048 PM8001_IO_DBG(pm8001_ha,
2049 pm8001_printk("IO_TM_TAG_NOT_FOUND\n"));
2050 ts->resp = SAS_TASK_COMPLETE;
2051 ts->stat = SAS_OPEN_REJECT;
2052 break;
2053 case IO_SSP_EXT_IU_ZERO_LEN_ERROR:
2054 PM8001_IO_DBG(pm8001_ha,
2055 pm8001_printk("IO_SSP_EXT_IU_ZERO_LEN_ERROR\n"));
2056 ts->resp = SAS_TASK_COMPLETE;
2057 ts->stat = SAS_OPEN_REJECT;
2058 break;
2059 case IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY:
2060 PM8001_IO_DBG(pm8001_ha,
2061 pm8001_printk("IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\n"));
2062 ts->resp = SAS_TASK_COMPLETE;
2063 ts->stat = SAS_OPEN_REJECT;
2064 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2065 break;
2066 default:
2067 PM8001_IO_DBG(pm8001_ha,
2068 pm8001_printk("Unknown status 0x%x\n", status));
2069 /* not allowed case. Therefore, return failed status */
2070 ts->resp = SAS_TASK_COMPLETE;
2071 ts->stat = SAS_OPEN_REJECT;
2072 break;
2073 }
2074 PM8001_IO_DBG(pm8001_ha,
2075 pm8001_printk("scsi_status = %x\n ",
2076 psspPayload->ssp_resp_iu.status));
2077 spin_lock_irqsave(&t->task_state_lock, flags);
2078 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
2079 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
2080 t->task_state_flags |= SAS_TASK_STATE_DONE;
2081 if (unlikely((t->task_state_flags & SAS_TASK_STATE_ABORTED))) {
2082 spin_unlock_irqrestore(&t->task_state_lock, flags);
2083 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("task 0x%p done with"
2084 " io_status 0x%x resp 0x%x "
2085 "stat 0x%x but aborted by upper layer!\n",
2086 t, status, ts->resp, ts->stat));
2087 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
2088 } else {
2089 spin_unlock_irqrestore(&t->task_state_lock, flags);
2090 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
2091 mb();/* in order to force CPU ordering */
2092 t->task_done(t);
2093 }
2094 }
2095
2096 /*See the comments for mpi_ssp_completion */
2097 static void mpi_ssp_event(struct pm8001_hba_info *pm8001_ha , void *piomb)
2098 {
2099 struct sas_task *t;
2100 unsigned long flags;
2101 struct task_status_struct *ts;
2102 struct pm8001_ccb_info *ccb;
2103 struct pm8001_device *pm8001_dev;
2104 struct ssp_event_resp *psspPayload =
2105 (struct ssp_event_resp *)(piomb + 4);
2106 u32 event = le32_to_cpu(psspPayload->event);
2107 u32 tag = le32_to_cpu(psspPayload->tag);
2108 u32 port_id = le32_to_cpu(psspPayload->port_id);
2109 u32 dev_id = le32_to_cpu(psspPayload->device_id);
2110
2111 ccb = &pm8001_ha->ccb_info[tag];
2112 t = ccb->task;
2113 pm8001_dev = ccb->device;
2114 if (event)
2115 PM8001_FAIL_DBG(pm8001_ha,
2116 pm8001_printk("sas IO status 0x%x\n", event));
2117 if (unlikely(!t || !t->lldd_task || !t->dev))
2118 return;
2119 ts = &t->task_status;
2120 PM8001_IO_DBG(pm8001_ha,
2121 pm8001_printk("port_id = %x,device_id = %x\n",
2122 port_id, dev_id));
2123 switch (event) {
2124 case IO_OVERFLOW:
2125 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_UNDERFLOW\n");)
2126 ts->resp = SAS_TASK_COMPLETE;
2127 ts->stat = SAS_DATA_OVERRUN;
2128 ts->residual = 0;
2129 if (pm8001_dev)
2130 pm8001_dev->running_req--;
2131 break;
2132 case IO_XFER_ERROR_BREAK:
2133 PM8001_IO_DBG(pm8001_ha,
2134 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2135 pm8001_handle_event(pm8001_ha, t, IO_XFER_ERROR_BREAK);
2136 return;
2137 case IO_XFER_ERROR_PHY_NOT_READY:
2138 PM8001_IO_DBG(pm8001_ha,
2139 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2140 ts->resp = SAS_TASK_COMPLETE;
2141 ts->stat = SAS_OPEN_REJECT;
2142 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2143 break;
2144 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED:
2145 PM8001_IO_DBG(pm8001_ha,
2146 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT"
2147 "_SUPPORTED\n"));
2148 ts->resp = SAS_TASK_COMPLETE;
2149 ts->stat = SAS_OPEN_REJECT;
2150 ts->open_rej_reason = SAS_OREJ_EPROTO;
2151 break;
2152 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION:
2153 PM8001_IO_DBG(pm8001_ha,
2154 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2155 ts->resp = SAS_TASK_COMPLETE;
2156 ts->stat = SAS_OPEN_REJECT;
2157 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2158 break;
2159 case IO_OPEN_CNX_ERROR_BREAK:
2160 PM8001_IO_DBG(pm8001_ha,
2161 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2162 ts->resp = SAS_TASK_COMPLETE;
2163 ts->stat = SAS_OPEN_REJECT;
2164 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2165 break;
2166 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS:
2167 PM8001_IO_DBG(pm8001_ha,
2168 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2169 ts->resp = SAS_TASK_COMPLETE;
2170 ts->stat = SAS_OPEN_REJECT;
2171 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2172 if (!t->uldd_task)
2173 pm8001_handle_event(pm8001_ha,
2174 pm8001_dev,
2175 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS);
2176 break;
2177 case IO_OPEN_CNX_ERROR_BAD_DESTINATION:
2178 PM8001_IO_DBG(pm8001_ha,
2179 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
2180 ts->resp = SAS_TASK_COMPLETE;
2181 ts->stat = SAS_OPEN_REJECT;
2182 ts->open_rej_reason = SAS_OREJ_BAD_DEST;
2183 break;
2184 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED:
2185 PM8001_IO_DBG(pm8001_ha,
2186 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
2187 "NOT_SUPPORTED\n"));
2188 ts->resp = SAS_TASK_COMPLETE;
2189 ts->stat = SAS_OPEN_REJECT;
2190 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
2191 break;
2192 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION:
2193 PM8001_IO_DBG(pm8001_ha,
2194 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
2195 ts->resp = SAS_TASK_COMPLETE;
2196 ts->stat = SAS_OPEN_REJECT;
2197 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
2198 break;
2199 case IO_XFER_ERROR_NAK_RECEIVED:
2200 PM8001_IO_DBG(pm8001_ha,
2201 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
2202 ts->resp = SAS_TASK_COMPLETE;
2203 ts->stat = SAS_OPEN_REJECT;
2204 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2205 break;
2206 case IO_XFER_ERROR_ACK_NAK_TIMEOUT:
2207 PM8001_IO_DBG(pm8001_ha,
2208 pm8001_printk("IO_XFER_ERROR_ACK_NAK_TIMEOUT\n"));
2209 ts->resp = SAS_TASK_COMPLETE;
2210 ts->stat = SAS_NAK_R_ERR;
2211 break;
2212 case IO_XFER_OPEN_RETRY_TIMEOUT:
2213 PM8001_IO_DBG(pm8001_ha,
2214 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2215 pm8001_handle_event(pm8001_ha, t, IO_XFER_OPEN_RETRY_TIMEOUT);
2216 return;
2217 case IO_XFER_ERROR_UNEXPECTED_PHASE:
2218 PM8001_IO_DBG(pm8001_ha,
2219 pm8001_printk("IO_XFER_ERROR_UNEXPECTED_PHASE\n"));
2220 ts->resp = SAS_TASK_COMPLETE;
2221 ts->stat = SAS_DATA_OVERRUN;
2222 break;
2223 case IO_XFER_ERROR_XFER_RDY_OVERRUN:
2224 PM8001_IO_DBG(pm8001_ha,
2225 pm8001_printk("IO_XFER_ERROR_XFER_RDY_OVERRUN\n"));
2226 ts->resp = SAS_TASK_COMPLETE;
2227 ts->stat = SAS_DATA_OVERRUN;
2228 break;
2229 case IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED:
2230 PM8001_IO_DBG(pm8001_ha,
2231 pm8001_printk("IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED\n"));
2232 ts->resp = SAS_TASK_COMPLETE;
2233 ts->stat = SAS_DATA_OVERRUN;
2234 break;
2235 case IO_XFER_ERROR_CMD_ISSUE_ACK_NAK_TIMEOUT:
2236 PM8001_IO_DBG(pm8001_ha,
2237 pm8001_printk("IO_XFER_ERROR_CMD_ISSUE_ACK_NAK_TIMEOUT\n"));
2238 ts->resp = SAS_TASK_COMPLETE;
2239 ts->stat = SAS_DATA_OVERRUN;
2240 break;
2241 case IO_XFER_ERROR_OFFSET_MISMATCH:
2242 PM8001_IO_DBG(pm8001_ha,
2243 pm8001_printk("IO_XFER_ERROR_OFFSET_MISMATCH\n"));
2244 ts->resp = SAS_TASK_COMPLETE;
2245 ts->stat = SAS_DATA_OVERRUN;
2246 break;
2247 case IO_XFER_ERROR_XFER_ZERO_DATA_LEN:
2248 PM8001_IO_DBG(pm8001_ha,
2249 pm8001_printk("IO_XFER_ERROR_XFER_ZERO_DATA_LEN\n"));
2250 ts->resp = SAS_TASK_COMPLETE;
2251 ts->stat = SAS_DATA_OVERRUN;
2252 break;
2253 case IO_XFER_CMD_FRAME_ISSUED:
2254 PM8001_IO_DBG(pm8001_ha,
2255 pm8001_printk(" IO_XFER_CMD_FRAME_ISSUED\n"));
2256 return;
2257 default:
2258 PM8001_IO_DBG(pm8001_ha,
2259 pm8001_printk("Unknown status 0x%x\n", event));
2260 /* not allowed case. Therefore, return failed status */
2261 ts->resp = SAS_TASK_COMPLETE;
2262 ts->stat = SAS_DATA_OVERRUN;
2263 break;
2264 }
2265 spin_lock_irqsave(&t->task_state_lock, flags);
2266 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
2267 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
2268 t->task_state_flags |= SAS_TASK_STATE_DONE;
2269 if (unlikely((t->task_state_flags & SAS_TASK_STATE_ABORTED))) {
2270 spin_unlock_irqrestore(&t->task_state_lock, flags);
2271 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("task 0x%p done with"
2272 " event 0x%x resp 0x%x "
2273 "stat 0x%x but aborted by upper layer!\n",
2274 t, event, ts->resp, ts->stat));
2275 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
2276 } else {
2277 spin_unlock_irqrestore(&t->task_state_lock, flags);
2278 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
2279 mb();/* in order to force CPU ordering */
2280 t->task_done(t);
2281 }
2282 }
2283
2284 /*See the comments for mpi_ssp_completion */
2285 static void
2286 mpi_sata_completion(struct pm8001_hba_info *pm8001_ha, void *piomb)
2287 {
2288 struct sas_task *t;
2289 struct pm8001_ccb_info *ccb;
2290 u32 param;
2291 u32 status;
2292 u32 tag;
2293 int i, j;
2294 u8 sata_addr_low[4];
2295 u32 temp_sata_addr_low;
2296 u8 sata_addr_hi[4];
2297 u32 temp_sata_addr_hi;
2298 struct sata_completion_resp *psataPayload;
2299 struct task_status_struct *ts;
2300 struct ata_task_resp *resp ;
2301 u32 *sata_resp;
2302 struct pm8001_device *pm8001_dev;
2303 unsigned long flags;
2304
2305 psataPayload = (struct sata_completion_resp *)(piomb + 4);
2306 status = le32_to_cpu(psataPayload->status);
2307 tag = le32_to_cpu(psataPayload->tag);
2308
2309 if (!tag) {
2310 PM8001_FAIL_DBG(pm8001_ha,
2311 pm8001_printk("tag null\n"));
2312 return;
2313 }
2314 ccb = &pm8001_ha->ccb_info[tag];
2315 param = le32_to_cpu(psataPayload->param);
2316 if (ccb) {
2317 t = ccb->task;
2318 pm8001_dev = ccb->device;
2319 } else {
2320 PM8001_FAIL_DBG(pm8001_ha,
2321 pm8001_printk("ccb null\n"));
2322 return;
2323 }
2324
2325 if (t) {
2326 if (t->dev && (t->dev->lldd_dev))
2327 pm8001_dev = t->dev->lldd_dev;
2328 } else {
2329 PM8001_FAIL_DBG(pm8001_ha,
2330 pm8001_printk("task null\n"));
2331 return;
2332 }
2333
2334 if ((pm8001_dev && !(pm8001_dev->id & NCQ_READ_LOG_FLAG))
2335 && unlikely(!t || !t->lldd_task || !t->dev)) {
2336 PM8001_FAIL_DBG(pm8001_ha,
2337 pm8001_printk("task or dev null\n"));
2338 return;
2339 }
2340
2341 ts = &t->task_status;
2342 if (!ts) {
2343 PM8001_FAIL_DBG(pm8001_ha,
2344 pm8001_printk("ts null\n"));
2345 return;
2346 }
2347 /* Print sas address of IO failed device */
2348 if ((status != IO_SUCCESS) && (status != IO_OVERFLOW) &&
2349 (status != IO_UNDERFLOW)) {
2350 if (!((t->dev->parent) &&
2351 (DEV_IS_EXPANDER(t->dev->parent->dev_type)))) {
2352 for (i = 0 , j = 4; j <= 7 && i <= 3; i++ , j++)
2353 sata_addr_low[i] = pm8001_ha->sas_addr[j];
2354 for (i = 0 , j = 0; j <= 3 && i <= 3; i++ , j++)
2355 sata_addr_hi[i] = pm8001_ha->sas_addr[j];
2356 memcpy(&temp_sata_addr_low, sata_addr_low,
2357 sizeof(sata_addr_low));
2358 memcpy(&temp_sata_addr_hi, sata_addr_hi,
2359 sizeof(sata_addr_hi));
2360 temp_sata_addr_hi = (((temp_sata_addr_hi >> 24) & 0xff)
2361 |((temp_sata_addr_hi << 8) &
2362 0xff0000) |
2363 ((temp_sata_addr_hi >> 8)
2364 & 0xff00) |
2365 ((temp_sata_addr_hi << 24) &
2366 0xff000000));
2367 temp_sata_addr_low = ((((temp_sata_addr_low >> 24)
2368 & 0xff) |
2369 ((temp_sata_addr_low << 8)
2370 & 0xff0000) |
2371 ((temp_sata_addr_low >> 8)
2372 & 0xff00) |
2373 ((temp_sata_addr_low << 24)
2374 & 0xff000000)) +
2375 pm8001_dev->attached_phy +
2376 0x10);
2377 PM8001_FAIL_DBG(pm8001_ha,
2378 pm8001_printk("SAS Address of IO Failure Drive:"
2379 "%08x%08x", temp_sata_addr_hi,
2380 temp_sata_addr_low));
2381 } else {
2382 PM8001_FAIL_DBG(pm8001_ha,
2383 pm8001_printk("SAS Address of IO Failure Drive:"
2384 "%016llx", SAS_ADDR(t->dev->sas_addr)));
2385 }
2386 }
2387 switch (status) {
2388 case IO_SUCCESS:
2389 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_SUCCESS\n"));
2390 if (param == 0) {
2391 ts->resp = SAS_TASK_COMPLETE;
2392 ts->stat = SAM_STAT_GOOD;
2393 /* check if response is for SEND READ LOG */
2394 if (pm8001_dev &&
2395 (pm8001_dev->id & NCQ_READ_LOG_FLAG)) {
2396 /* set new bit for abort_all */
2397 pm8001_dev->id |= NCQ_ABORT_ALL_FLAG;
2398 /* clear bit for read log */
2399 pm8001_dev->id = pm8001_dev->id & 0x7FFFFFFF;
2400 pm8001_send_abort_all(pm8001_ha, pm8001_dev);
2401 /* Free the tag */
2402 pm8001_tag_free(pm8001_ha, tag);
2403 sas_free_task(t);
2404 return;
2405 }
2406 } else {
2407 u8 len;
2408 ts->resp = SAS_TASK_COMPLETE;
2409 ts->stat = SAS_PROTO_RESPONSE;
2410 ts->residual = param;
2411 PM8001_IO_DBG(pm8001_ha,
2412 pm8001_printk("SAS_PROTO_RESPONSE len = %d\n",
2413 param));
2414 sata_resp = &psataPayload->sata_resp[0];
2415 resp = (struct ata_task_resp *)ts->buf;
2416 if (t->ata_task.dma_xfer == 0 &&
2417 t->data_dir == PCI_DMA_FROMDEVICE) {
2418 len = sizeof(struct pio_setup_fis);
2419 PM8001_IO_DBG(pm8001_ha,
2420 pm8001_printk("PIO read len = %d\n", len));
2421 } else if (t->ata_task.use_ncq) {
2422 len = sizeof(struct set_dev_bits_fis);
2423 PM8001_IO_DBG(pm8001_ha,
2424 pm8001_printk("FPDMA len = %d\n", len));
2425 } else {
2426 len = sizeof(struct dev_to_host_fis);
2427 PM8001_IO_DBG(pm8001_ha,
2428 pm8001_printk("other len = %d\n", len));
2429 }
2430 if (SAS_STATUS_BUF_SIZE >= sizeof(*resp)) {
2431 resp->frame_len = len;
2432 memcpy(&resp->ending_fis[0], sata_resp, len);
2433 ts->buf_valid_size = sizeof(*resp);
2434 } else
2435 PM8001_IO_DBG(pm8001_ha,
2436 pm8001_printk("response to large\n"));
2437 }
2438 if (pm8001_dev)
2439 pm8001_dev->running_req--;
2440 break;
2441 case IO_ABORTED:
2442 PM8001_IO_DBG(pm8001_ha,
2443 pm8001_printk("IO_ABORTED IOMB Tag\n"));
2444 ts->resp = SAS_TASK_COMPLETE;
2445 ts->stat = SAS_ABORTED_TASK;
2446 if (pm8001_dev)
2447 pm8001_dev->running_req--;
2448 break;
2449 /* following cases are to do cases */
2450 case IO_UNDERFLOW:
2451 /* SATA Completion with error */
2452 PM8001_IO_DBG(pm8001_ha,
2453 pm8001_printk("IO_UNDERFLOW param = %d\n", param));
2454 ts->resp = SAS_TASK_COMPLETE;
2455 ts->stat = SAS_DATA_UNDERRUN;
2456 ts->residual = param;
2457 if (pm8001_dev)
2458 pm8001_dev->running_req--;
2459 break;
2460 case IO_NO_DEVICE:
2461 PM8001_IO_DBG(pm8001_ha,
2462 pm8001_printk("IO_NO_DEVICE\n"));
2463 ts->resp = SAS_TASK_UNDELIVERED;
2464 ts->stat = SAS_PHY_DOWN;
2465 break;
2466 case IO_XFER_ERROR_BREAK:
2467 PM8001_IO_DBG(pm8001_ha,
2468 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2469 ts->resp = SAS_TASK_COMPLETE;
2470 ts->stat = SAS_INTERRUPTED;
2471 break;
2472 case IO_XFER_ERROR_PHY_NOT_READY:
2473 PM8001_IO_DBG(pm8001_ha,
2474 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2475 ts->resp = SAS_TASK_COMPLETE;
2476 ts->stat = SAS_OPEN_REJECT;
2477 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2478 break;
2479 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED:
2480 PM8001_IO_DBG(pm8001_ha,
2481 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT"
2482 "_SUPPORTED\n"));
2483 ts->resp = SAS_TASK_COMPLETE;
2484 ts->stat = SAS_OPEN_REJECT;
2485 ts->open_rej_reason = SAS_OREJ_EPROTO;
2486 break;
2487 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION:
2488 PM8001_IO_DBG(pm8001_ha,
2489 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2490 ts->resp = SAS_TASK_COMPLETE;
2491 ts->stat = SAS_OPEN_REJECT;
2492 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2493 break;
2494 case IO_OPEN_CNX_ERROR_BREAK:
2495 PM8001_IO_DBG(pm8001_ha,
2496 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2497 ts->resp = SAS_TASK_COMPLETE;
2498 ts->stat = SAS_OPEN_REJECT;
2499 ts->open_rej_reason = SAS_OREJ_RSVD_CONT0;
2500 break;
2501 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS:
2502 PM8001_IO_DBG(pm8001_ha,
2503 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2504 ts->resp = SAS_TASK_COMPLETE;
2505 ts->stat = SAS_DEV_NO_RESPONSE;
2506 if (!t->uldd_task) {
2507 pm8001_handle_event(pm8001_ha,
2508 pm8001_dev,
2509 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS);
2510 ts->resp = SAS_TASK_UNDELIVERED;
2511 ts->stat = SAS_QUEUE_FULL;
2512 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2513 return;
2514 }
2515 break;
2516 case IO_OPEN_CNX_ERROR_BAD_DESTINATION:
2517 PM8001_IO_DBG(pm8001_ha,
2518 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
2519 ts->resp = SAS_TASK_UNDELIVERED;
2520 ts->stat = SAS_OPEN_REJECT;
2521 ts->open_rej_reason = SAS_OREJ_BAD_DEST;
2522 if (!t->uldd_task) {
2523 pm8001_handle_event(pm8001_ha,
2524 pm8001_dev,
2525 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS);
2526 ts->resp = SAS_TASK_UNDELIVERED;
2527 ts->stat = SAS_QUEUE_FULL;
2528 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2529 return;
2530 }
2531 break;
2532 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED:
2533 PM8001_IO_DBG(pm8001_ha,
2534 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
2535 "NOT_SUPPORTED\n"));
2536 ts->resp = SAS_TASK_COMPLETE;
2537 ts->stat = SAS_OPEN_REJECT;
2538 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
2539 break;
2540 case IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY:
2541 PM8001_IO_DBG(pm8001_ha,
2542 pm8001_printk("IO_OPEN_CNX_ERROR_STP_RESOURCES"
2543 "_BUSY\n"));
2544 ts->resp = SAS_TASK_COMPLETE;
2545 ts->stat = SAS_DEV_NO_RESPONSE;
2546 if (!t->uldd_task) {
2547 pm8001_handle_event(pm8001_ha,
2548 pm8001_dev,
2549 IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY);
2550 ts->resp = SAS_TASK_UNDELIVERED;
2551 ts->stat = SAS_QUEUE_FULL;
2552 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2553 return;
2554 }
2555 break;
2556 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION:
2557 PM8001_IO_DBG(pm8001_ha,
2558 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
2559 ts->resp = SAS_TASK_COMPLETE;
2560 ts->stat = SAS_OPEN_REJECT;
2561 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
2562 break;
2563 case IO_XFER_ERROR_NAK_RECEIVED:
2564 PM8001_IO_DBG(pm8001_ha,
2565 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
2566 ts->resp = SAS_TASK_COMPLETE;
2567 ts->stat = SAS_NAK_R_ERR;
2568 break;
2569 case IO_XFER_ERROR_ACK_NAK_TIMEOUT:
2570 PM8001_IO_DBG(pm8001_ha,
2571 pm8001_printk("IO_XFER_ERROR_ACK_NAK_TIMEOUT\n"));
2572 ts->resp = SAS_TASK_COMPLETE;
2573 ts->stat = SAS_NAK_R_ERR;
2574 break;
2575 case IO_XFER_ERROR_DMA:
2576 PM8001_IO_DBG(pm8001_ha,
2577 pm8001_printk("IO_XFER_ERROR_DMA\n"));
2578 ts->resp = SAS_TASK_COMPLETE;
2579 ts->stat = SAS_ABORTED_TASK;
2580 break;
2581 case IO_XFER_ERROR_SATA_LINK_TIMEOUT:
2582 PM8001_IO_DBG(pm8001_ha,
2583 pm8001_printk("IO_XFER_ERROR_SATA_LINK_TIMEOUT\n"));
2584 ts->resp = SAS_TASK_UNDELIVERED;
2585 ts->stat = SAS_DEV_NO_RESPONSE;
2586 break;
2587 case IO_XFER_ERROR_REJECTED_NCQ_MODE:
2588 PM8001_IO_DBG(pm8001_ha,
2589 pm8001_printk("IO_XFER_ERROR_REJECTED_NCQ_MODE\n"));
2590 ts->resp = SAS_TASK_COMPLETE;
2591 ts->stat = SAS_DATA_UNDERRUN;
2592 break;
2593 case IO_XFER_OPEN_RETRY_TIMEOUT:
2594 PM8001_IO_DBG(pm8001_ha,
2595 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2596 ts->resp = SAS_TASK_COMPLETE;
2597 ts->stat = SAS_OPEN_TO;
2598 break;
2599 case IO_PORT_IN_RESET:
2600 PM8001_IO_DBG(pm8001_ha,
2601 pm8001_printk("IO_PORT_IN_RESET\n"));
2602 ts->resp = SAS_TASK_COMPLETE;
2603 ts->stat = SAS_DEV_NO_RESPONSE;
2604 break;
2605 case IO_DS_NON_OPERATIONAL:
2606 PM8001_IO_DBG(pm8001_ha,
2607 pm8001_printk("IO_DS_NON_OPERATIONAL\n"));
2608 ts->resp = SAS_TASK_COMPLETE;
2609 ts->stat = SAS_DEV_NO_RESPONSE;
2610 if (!t->uldd_task) {
2611 pm8001_handle_event(pm8001_ha, pm8001_dev,
2612 IO_DS_NON_OPERATIONAL);
2613 ts->resp = SAS_TASK_UNDELIVERED;
2614 ts->stat = SAS_QUEUE_FULL;
2615 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2616 return;
2617 }
2618 break;
2619 case IO_DS_IN_RECOVERY:
2620 PM8001_IO_DBG(pm8001_ha,
2621 pm8001_printk(" IO_DS_IN_RECOVERY\n"));
2622 ts->resp = SAS_TASK_COMPLETE;
2623 ts->stat = SAS_DEV_NO_RESPONSE;
2624 break;
2625 case IO_DS_IN_ERROR:
2626 PM8001_IO_DBG(pm8001_ha,
2627 pm8001_printk("IO_DS_IN_ERROR\n"));
2628 ts->resp = SAS_TASK_COMPLETE;
2629 ts->stat = SAS_DEV_NO_RESPONSE;
2630 if (!t->uldd_task) {
2631 pm8001_handle_event(pm8001_ha, pm8001_dev,
2632 IO_DS_IN_ERROR);
2633 ts->resp = SAS_TASK_UNDELIVERED;
2634 ts->stat = SAS_QUEUE_FULL;
2635 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2636 return;
2637 }
2638 break;
2639 case IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY:
2640 PM8001_IO_DBG(pm8001_ha,
2641 pm8001_printk("IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\n"));
2642 ts->resp = SAS_TASK_COMPLETE;
2643 ts->stat = SAS_OPEN_REJECT;
2644 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2645 default:
2646 PM8001_IO_DBG(pm8001_ha,
2647 pm8001_printk("Unknown status 0x%x\n", status));
2648 /* not allowed case. Therefore, return failed status */
2649 ts->resp = SAS_TASK_COMPLETE;
2650 ts->stat = SAS_DEV_NO_RESPONSE;
2651 break;
2652 }
2653 spin_lock_irqsave(&t->task_state_lock, flags);
2654 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
2655 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
2656 t->task_state_flags |= SAS_TASK_STATE_DONE;
2657 if (unlikely((t->task_state_flags & SAS_TASK_STATE_ABORTED))) {
2658 spin_unlock_irqrestore(&t->task_state_lock, flags);
2659 PM8001_FAIL_DBG(pm8001_ha,
2660 pm8001_printk("task 0x%p done with io_status 0x%x"
2661 " resp 0x%x stat 0x%x but aborted by upper layer!\n",
2662 t, status, ts->resp, ts->stat));
2663 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
2664 } else {
2665 spin_unlock_irqrestore(&t->task_state_lock, flags);
2666 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2667 }
2668 }
2669
2670 /*See the comments for mpi_ssp_completion */
2671 static void mpi_sata_event(struct pm8001_hba_info *pm8001_ha , void *piomb)
2672 {
2673 struct sas_task *t;
2674 struct task_status_struct *ts;
2675 struct pm8001_ccb_info *ccb;
2676 struct pm8001_device *pm8001_dev;
2677 struct sata_event_resp *psataPayload =
2678 (struct sata_event_resp *)(piomb + 4);
2679 u32 event = le32_to_cpu(psataPayload->event);
2680 u32 tag = le32_to_cpu(psataPayload->tag);
2681 u32 port_id = le32_to_cpu(psataPayload->port_id);
2682 u32 dev_id = le32_to_cpu(psataPayload->device_id);
2683 unsigned long flags;
2684
2685 ccb = &pm8001_ha->ccb_info[tag];
2686
2687 if (ccb) {
2688 t = ccb->task;
2689 pm8001_dev = ccb->device;
2690 } else {
2691 PM8001_FAIL_DBG(pm8001_ha,
2692 pm8001_printk("No CCB !!!. returning\n"));
2693 }
2694 if (event)
2695 PM8001_FAIL_DBG(pm8001_ha,
2696 pm8001_printk("SATA EVENT 0x%x\n", event));
2697
2698 /* Check if this is NCQ error */
2699 if (event == IO_XFER_ERROR_ABORTED_NCQ_MODE) {
2700 /* find device using device id */
2701 pm8001_dev = pm8001_find_dev(pm8001_ha, dev_id);
2702 /* send read log extension */
2703 if (pm8001_dev)
2704 pm8001_send_read_log(pm8001_ha, pm8001_dev);
2705 return;
2706 }
2707
2708 ccb = &pm8001_ha->ccb_info[tag];
2709 t = ccb->task;
2710 pm8001_dev = ccb->device;
2711 if (event)
2712 PM8001_FAIL_DBG(pm8001_ha,
2713 pm8001_printk("sata IO status 0x%x\n", event));
2714 if (unlikely(!t || !t->lldd_task || !t->dev))
2715 return;
2716 ts = &t->task_status;
2717 PM8001_IO_DBG(pm8001_ha, pm8001_printk(
2718 "port_id:0x%x, device_id:0x%x, tag:0x%x, event:0x%x\n",
2719 port_id, dev_id, tag, event));
2720 switch (event) {
2721 case IO_OVERFLOW:
2722 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_UNDERFLOW\n"));
2723 ts->resp = SAS_TASK_COMPLETE;
2724 ts->stat = SAS_DATA_OVERRUN;
2725 ts->residual = 0;
2726 if (pm8001_dev)
2727 pm8001_dev->running_req--;
2728 break;
2729 case IO_XFER_ERROR_BREAK:
2730 PM8001_IO_DBG(pm8001_ha,
2731 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2732 ts->resp = SAS_TASK_COMPLETE;
2733 ts->stat = SAS_INTERRUPTED;
2734 break;
2735 case IO_XFER_ERROR_PHY_NOT_READY:
2736 PM8001_IO_DBG(pm8001_ha,
2737 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2738 ts->resp = SAS_TASK_COMPLETE;
2739 ts->stat = SAS_OPEN_REJECT;
2740 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
2741 break;
2742 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED:
2743 PM8001_IO_DBG(pm8001_ha,
2744 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT"
2745 "_SUPPORTED\n"));
2746 ts->resp = SAS_TASK_COMPLETE;
2747 ts->stat = SAS_OPEN_REJECT;
2748 ts->open_rej_reason = SAS_OREJ_EPROTO;
2749 break;
2750 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION:
2751 PM8001_IO_DBG(pm8001_ha,
2752 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2753 ts->resp = SAS_TASK_COMPLETE;
2754 ts->stat = SAS_OPEN_REJECT;
2755 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2756 break;
2757 case IO_OPEN_CNX_ERROR_BREAK:
2758 PM8001_IO_DBG(pm8001_ha,
2759 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2760 ts->resp = SAS_TASK_COMPLETE;
2761 ts->stat = SAS_OPEN_REJECT;
2762 ts->open_rej_reason = SAS_OREJ_RSVD_CONT0;
2763 break;
2764 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS:
2765 PM8001_IO_DBG(pm8001_ha,
2766 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2767 ts->resp = SAS_TASK_UNDELIVERED;
2768 ts->stat = SAS_DEV_NO_RESPONSE;
2769 if (!t->uldd_task) {
2770 pm8001_handle_event(pm8001_ha,
2771 pm8001_dev,
2772 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS);
2773 ts->resp = SAS_TASK_COMPLETE;
2774 ts->stat = SAS_QUEUE_FULL;
2775 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2776 return;
2777 }
2778 break;
2779 case IO_OPEN_CNX_ERROR_BAD_DESTINATION:
2780 PM8001_IO_DBG(pm8001_ha,
2781 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
2782 ts->resp = SAS_TASK_UNDELIVERED;
2783 ts->stat = SAS_OPEN_REJECT;
2784 ts->open_rej_reason = SAS_OREJ_BAD_DEST;
2785 break;
2786 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED:
2787 PM8001_IO_DBG(pm8001_ha,
2788 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
2789 "NOT_SUPPORTED\n"));
2790 ts->resp = SAS_TASK_COMPLETE;
2791 ts->stat = SAS_OPEN_REJECT;
2792 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
2793 break;
2794 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION:
2795 PM8001_IO_DBG(pm8001_ha,
2796 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
2797 ts->resp = SAS_TASK_COMPLETE;
2798 ts->stat = SAS_OPEN_REJECT;
2799 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
2800 break;
2801 case IO_XFER_ERROR_NAK_RECEIVED:
2802 PM8001_IO_DBG(pm8001_ha,
2803 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
2804 ts->resp = SAS_TASK_COMPLETE;
2805 ts->stat = SAS_NAK_R_ERR;
2806 break;
2807 case IO_XFER_ERROR_PEER_ABORTED:
2808 PM8001_IO_DBG(pm8001_ha,
2809 pm8001_printk("IO_XFER_ERROR_PEER_ABORTED\n"));
2810 ts->resp = SAS_TASK_COMPLETE;
2811 ts->stat = SAS_NAK_R_ERR;
2812 break;
2813 case IO_XFER_ERROR_REJECTED_NCQ_MODE:
2814 PM8001_IO_DBG(pm8001_ha,
2815 pm8001_printk("IO_XFER_ERROR_REJECTED_NCQ_MODE\n"));
2816 ts->resp = SAS_TASK_COMPLETE;
2817 ts->stat = SAS_DATA_UNDERRUN;
2818 break;
2819 case IO_XFER_OPEN_RETRY_TIMEOUT:
2820 PM8001_IO_DBG(pm8001_ha,
2821 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2822 ts->resp = SAS_TASK_COMPLETE;
2823 ts->stat = SAS_OPEN_TO;
2824 break;
2825 case IO_XFER_ERROR_UNEXPECTED_PHASE:
2826 PM8001_IO_DBG(pm8001_ha,
2827 pm8001_printk("IO_XFER_ERROR_UNEXPECTED_PHASE\n"));
2828 ts->resp = SAS_TASK_COMPLETE;
2829 ts->stat = SAS_OPEN_TO;
2830 break;
2831 case IO_XFER_ERROR_XFER_RDY_OVERRUN:
2832 PM8001_IO_DBG(pm8001_ha,
2833 pm8001_printk("IO_XFER_ERROR_XFER_RDY_OVERRUN\n"));
2834 ts->resp = SAS_TASK_COMPLETE;
2835 ts->stat = SAS_OPEN_TO;
2836 break;
2837 case IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED:
2838 PM8001_IO_DBG(pm8001_ha,
2839 pm8001_printk("IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED\n"));
2840 ts->resp = SAS_TASK_COMPLETE;
2841 ts->stat = SAS_OPEN_TO;
2842 break;
2843 case IO_XFER_ERROR_OFFSET_MISMATCH:
2844 PM8001_IO_DBG(pm8001_ha,
2845 pm8001_printk("IO_XFER_ERROR_OFFSET_MISMATCH\n"));
2846 ts->resp = SAS_TASK_COMPLETE;
2847 ts->stat = SAS_OPEN_TO;
2848 break;
2849 case IO_XFER_ERROR_XFER_ZERO_DATA_LEN:
2850 PM8001_IO_DBG(pm8001_ha,
2851 pm8001_printk("IO_XFER_ERROR_XFER_ZERO_DATA_LEN\n"));
2852 ts->resp = SAS_TASK_COMPLETE;
2853 ts->stat = SAS_OPEN_TO;
2854 break;
2855 case IO_XFER_CMD_FRAME_ISSUED:
2856 PM8001_IO_DBG(pm8001_ha,
2857 pm8001_printk("IO_XFER_CMD_FRAME_ISSUED\n"));
2858 break;
2859 case IO_XFER_PIO_SETUP_ERROR:
2860 PM8001_IO_DBG(pm8001_ha,
2861 pm8001_printk("IO_XFER_PIO_SETUP_ERROR\n"));
2862 ts->resp = SAS_TASK_COMPLETE;
2863 ts->stat = SAS_OPEN_TO;
2864 break;
2865 default:
2866 PM8001_IO_DBG(pm8001_ha,
2867 pm8001_printk("Unknown status 0x%x\n", event));
2868 /* not allowed case. Therefore, return failed status */
2869 ts->resp = SAS_TASK_COMPLETE;
2870 ts->stat = SAS_OPEN_TO;
2871 break;
2872 }
2873 spin_lock_irqsave(&t->task_state_lock, flags);
2874 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
2875 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
2876 t->task_state_flags |= SAS_TASK_STATE_DONE;
2877 if (unlikely((t->task_state_flags & SAS_TASK_STATE_ABORTED))) {
2878 spin_unlock_irqrestore(&t->task_state_lock, flags);
2879 PM8001_FAIL_DBG(pm8001_ha,
2880 pm8001_printk("task 0x%p done with io_status 0x%x"
2881 " resp 0x%x stat 0x%x but aborted by upper layer!\n",
2882 t, event, ts->resp, ts->stat));
2883 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
2884 } else {
2885 spin_unlock_irqrestore(&t->task_state_lock, flags);
2886 pm8001_ccb_task_free_done(pm8001_ha, t, ccb, tag);
2887 }
2888 }
2889
2890 /*See the comments for mpi_ssp_completion */
2891 static void
2892 mpi_smp_completion(struct pm8001_hba_info *pm8001_ha, void *piomb)
2893 {
2894 u32 param;
2895 struct sas_task *t;
2896 struct pm8001_ccb_info *ccb;
2897 unsigned long flags;
2898 u32 status;
2899 u32 tag;
2900 struct smp_completion_resp *psmpPayload;
2901 struct task_status_struct *ts;
2902 struct pm8001_device *pm8001_dev;
2903
2904 psmpPayload = (struct smp_completion_resp *)(piomb + 4);
2905 status = le32_to_cpu(psmpPayload->status);
2906 tag = le32_to_cpu(psmpPayload->tag);
2907
2908 ccb = &pm8001_ha->ccb_info[tag];
2909 param = le32_to_cpu(psmpPayload->param);
2910 t = ccb->task;
2911 ts = &t->task_status;
2912 pm8001_dev = ccb->device;
2913 if (status)
2914 PM8001_FAIL_DBG(pm8001_ha,
2915 pm8001_printk("smp IO status 0x%x\n", status));
2916 if (unlikely(!t || !t->lldd_task || !t->dev))
2917 return;
2918
2919 switch (status) {
2920 case IO_SUCCESS:
2921 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_SUCCESS\n"));
2922 ts->resp = SAS_TASK_COMPLETE;
2923 ts->stat = SAM_STAT_GOOD;
2924 if (pm8001_dev)
2925 pm8001_dev->running_req--;
2926 break;
2927 case IO_ABORTED:
2928 PM8001_IO_DBG(pm8001_ha,
2929 pm8001_printk("IO_ABORTED IOMB\n"));
2930 ts->resp = SAS_TASK_COMPLETE;
2931 ts->stat = SAS_ABORTED_TASK;
2932 if (pm8001_dev)
2933 pm8001_dev->running_req--;
2934 break;
2935 case IO_OVERFLOW:
2936 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_UNDERFLOW\n"));
2937 ts->resp = SAS_TASK_COMPLETE;
2938 ts->stat = SAS_DATA_OVERRUN;
2939 ts->residual = 0;
2940 if (pm8001_dev)
2941 pm8001_dev->running_req--;
2942 break;
2943 case IO_NO_DEVICE:
2944 PM8001_IO_DBG(pm8001_ha, pm8001_printk("IO_NO_DEVICE\n"));
2945 ts->resp = SAS_TASK_COMPLETE;
2946 ts->stat = SAS_PHY_DOWN;
2947 break;
2948 case IO_ERROR_HW_TIMEOUT:
2949 PM8001_IO_DBG(pm8001_ha,
2950 pm8001_printk("IO_ERROR_HW_TIMEOUT\n"));
2951 ts->resp = SAS_TASK_COMPLETE;
2952 ts->stat = SAM_STAT_BUSY;
2953 break;
2954 case IO_XFER_ERROR_BREAK:
2955 PM8001_IO_DBG(pm8001_ha,
2956 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2957 ts->resp = SAS_TASK_COMPLETE;
2958 ts->stat = SAM_STAT_BUSY;
2959 break;
2960 case IO_XFER_ERROR_PHY_NOT_READY:
2961 PM8001_IO_DBG(pm8001_ha,
2962 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2963 ts->resp = SAS_TASK_COMPLETE;
2964 ts->stat = SAM_STAT_BUSY;
2965 break;
2966 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED:
2967 PM8001_IO_DBG(pm8001_ha,
2968 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED\n"));
2969 ts->resp = SAS_TASK_COMPLETE;
2970 ts->stat = SAS_OPEN_REJECT;
2971 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2972 break;
2973 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION:
2974 PM8001_IO_DBG(pm8001_ha,
2975 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2976 ts->resp = SAS_TASK_COMPLETE;
2977 ts->stat = SAS_OPEN_REJECT;
2978 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2979 break;
2980 case IO_OPEN_CNX_ERROR_BREAK:
2981 PM8001_IO_DBG(pm8001_ha,
2982 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2983 ts->resp = SAS_TASK_COMPLETE;
2984 ts->stat = SAS_OPEN_REJECT;
2985 ts->open_rej_reason = SAS_OREJ_RSVD_CONT0;
2986 break;
2987 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS:
2988 PM8001_IO_DBG(pm8001_ha,
2989 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2990 ts->resp = SAS_TASK_COMPLETE;
2991 ts->stat = SAS_OPEN_REJECT;
2992 ts->open_rej_reason = SAS_OREJ_UNKNOWN;
2993 pm8001_handle_event(pm8001_ha,
2994 pm8001_dev,
2995 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS);
2996 break;
2997 case IO_OPEN_CNX_ERROR_BAD_DESTINATION:
2998 PM8001_IO_DBG(pm8001_ha,
2999 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
3000 ts->resp = SAS_TASK_COMPLETE;
3001 ts->stat = SAS_OPEN_REJECT;
3002 ts->open_rej_reason = SAS_OREJ_BAD_DEST;
3003 break;
3004 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED:
3005 PM8001_IO_DBG(pm8001_ha,
3006 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
3007 "NOT_SUPPORTED\n"));
3008 ts->resp = SAS_TASK_COMPLETE;
3009 ts->stat = SAS_OPEN_REJECT;
3010 ts->open_rej_reason = SAS_OREJ_CONN_RATE;
3011 break;
3012 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION:
3013 PM8001_IO_DBG(pm8001_ha,
3014 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
3015 ts->resp = SAS_TASK_COMPLETE;
3016 ts->stat = SAS_OPEN_REJECT;
3017 ts->open_rej_reason = SAS_OREJ_WRONG_DEST;
3018 break;
3019 case IO_XFER_ERROR_RX_FRAME:
3020 PM8001_IO_DBG(pm8001_ha,
3021 pm8001_printk("IO_XFER_ERROR_RX_FRAME\n"));
3022 ts->resp = SAS_TASK_COMPLETE;
3023 ts->stat = SAS_DEV_NO_RESPONSE;
3024 break;
3025 case IO_XFER_OPEN_RETRY_TIMEOUT:
3026 PM8001_IO_DBG(pm8001_ha,
3027 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
3028 ts->resp = SAS_TASK_COMPLETE;
3029 ts->stat = SAS_OPEN_REJECT;
3030 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
3031 break;
3032 case IO_ERROR_INTERNAL_SMP_RESOURCE:
3033 PM8001_IO_DBG(pm8001_ha,
3034 pm8001_printk("IO_ERROR_INTERNAL_SMP_RESOURCE\n"));
3035 ts->resp = SAS_TASK_COMPLETE;
3036 ts->stat = SAS_QUEUE_FULL;
3037 break;
3038 case IO_PORT_IN_RESET:
3039 PM8001_IO_DBG(pm8001_ha,
3040 pm8001_printk("IO_PORT_IN_RESET\n"));
3041 ts->resp = SAS_TASK_COMPLETE;
3042 ts->stat = SAS_OPEN_REJECT;
3043 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
3044 break;
3045 case IO_DS_NON_OPERATIONAL:
3046 PM8001_IO_DBG(pm8001_ha,
3047 pm8001_printk("IO_DS_NON_OPERATIONAL\n"));
3048 ts->resp = SAS_TASK_COMPLETE;
3049 ts->stat = SAS_DEV_NO_RESPONSE;
3050 break;
3051 case IO_DS_IN_RECOVERY:
3052 PM8001_IO_DBG(pm8001_ha,
3053 pm8001_printk("IO_DS_IN_RECOVERY\n"));
3054 ts->resp = SAS_TASK_COMPLETE;
3055 ts->stat = SAS_OPEN_REJECT;
3056 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
3057 break;
3058 case IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY:
3059 PM8001_IO_DBG(pm8001_ha,
3060 pm8001_printk("IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\n"));
3061 ts->resp = SAS_TASK_COMPLETE;
3062 ts->stat = SAS_OPEN_REJECT;
3063 ts->open_rej_reason = SAS_OREJ_RSVD_RETRY;
3064 break;
3065 default:
3066 PM8001_IO_DBG(pm8001_ha,
3067 pm8001_printk("Unknown status 0x%x\n", status));
3068 ts->resp = SAS_TASK_COMPLETE;
3069 ts->stat = SAS_DEV_NO_RESPONSE;
3070 /* not allowed case. Therefore, return failed status */
3071 break;
3072 }
3073 spin_lock_irqsave(&t->task_state_lock, flags);
3074 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
3075 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
3076 t->task_state_flags |= SAS_TASK_STATE_DONE;
3077 if (unlikely((t->task_state_flags & SAS_TASK_STATE_ABORTED))) {
3078 spin_unlock_irqrestore(&t->task_state_lock, flags);
3079 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk("task 0x%p done with"
3080 " io_status 0x%x resp 0x%x "
3081 "stat 0x%x but aborted by upper layer!\n",
3082 t, status, ts->resp, ts->stat));
3083 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
3084 } else {
3085 spin_unlock_irqrestore(&t->task_state_lock, flags);
3086 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
3087 mb();/* in order to force CPU ordering */
3088 t->task_done(t);
3089 }
3090 }
3091
3092 void pm8001_mpi_set_dev_state_resp(struct pm8001_hba_info *pm8001_ha,
3093 void *piomb)
3094 {
3095 struct set_dev_state_resp *pPayload =
3096 (struct set_dev_state_resp *)(piomb + 4);
3097 u32 tag = le32_to_cpu(pPayload->tag);
3098 struct pm8001_ccb_info *ccb = &pm8001_ha->ccb_info[tag];
3099 struct pm8001_device *pm8001_dev = ccb->device;
3100 u32 status = le32_to_cpu(pPayload->status);
3101 u32 device_id = le32_to_cpu(pPayload->device_id);
3102 u8 pds = le32_to_cpu(pPayload->pds_nds) & PDS_BITS;
3103 u8 nds = le32_to_cpu(pPayload->pds_nds) & NDS_BITS;
3104 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("Set device id = 0x%x state "
3105 "from 0x%x to 0x%x status = 0x%x!\n",
3106 device_id, pds, nds, status));
3107 complete(pm8001_dev->setds_completion);
3108 ccb->task = NULL;
3109 ccb->ccb_tag = 0xFFFFFFFF;
3110 pm8001_tag_free(pm8001_ha, tag);
3111 }
3112
3113 void pm8001_mpi_set_nvmd_resp(struct pm8001_hba_info *pm8001_ha, void *piomb)
3114 {
3115 struct get_nvm_data_resp *pPayload =
3116 (struct get_nvm_data_resp *)(piomb + 4);
3117 u32 tag = le32_to_cpu(pPayload->tag);
3118 struct pm8001_ccb_info *ccb = &pm8001_ha->ccb_info[tag];
3119 u32 dlen_status = le32_to_cpu(pPayload->dlen_status);
3120 complete(pm8001_ha->nvmd_completion);
3121 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("Set nvm data complete!\n"));
3122 if ((dlen_status & NVMD_STAT) != 0) {
3123 PM8001_FAIL_DBG(pm8001_ha,
3124 pm8001_printk("Set nvm data error!\n"));
3125 return;
3126 }
3127 ccb->task = NULL;
3128 ccb->ccb_tag = 0xFFFFFFFF;
3129 pm8001_tag_free(pm8001_ha, tag);
3130 }
3131
3132 void
3133 pm8001_mpi_get_nvmd_resp(struct pm8001_hba_info *pm8001_ha, void *piomb)
3134 {
3135 struct fw_control_ex *fw_control_context;
3136 struct get_nvm_data_resp *pPayload =
3137 (struct get_nvm_data_resp *)(piomb + 4);
3138 u32 tag = le32_to_cpu(pPayload->tag);
3139 struct pm8001_ccb_info *ccb = &pm8001_ha->ccb_info[tag];
3140 u32 dlen_status = le32_to_cpu(pPayload->dlen_status);
3141 u32 ir_tds_bn_dps_das_nvm =
3142 le32_to_cpu(pPayload->ir_tda_bn_dps_das_nvm);
3143 void *virt_addr = pm8001_ha->memoryMap.region[NVMD].virt_ptr;
3144 fw_control_context = ccb->fw_control_context;
3145
3146 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("Get nvm data complete!\n"));
3147 if ((dlen_status & NVMD_STAT) != 0) {
3148 PM8001_FAIL_DBG(pm8001_ha,
3149 pm8001_printk("Get nvm data error!\n"));
3150 complete(pm8001_ha->nvmd_completion);
3151 return;
3152 }
3153
3154 if (ir_tds_bn_dps_das_nvm & IPMode) {
3155 /* indirect mode - IR bit set */
3156 PM8001_MSG_DBG(pm8001_ha,
3157 pm8001_printk("Get NVMD success, IR=1\n"));
3158 if ((ir_tds_bn_dps_das_nvm & NVMD_TYPE) == TWI_DEVICE) {
3159 if (ir_tds_bn_dps_das_nvm == 0x80a80200) {
3160 memcpy(pm8001_ha->sas_addr,
3161 ((u8 *)virt_addr + 4),
3162 SAS_ADDR_SIZE);
3163 PM8001_MSG_DBG(pm8001_ha,
3164 pm8001_printk("Get SAS address"
3165 " from VPD successfully!\n"));
3166 }
3167 } else if (((ir_tds_bn_dps_das_nvm & NVMD_TYPE) == C_SEEPROM)
3168 || ((ir_tds_bn_dps_das_nvm & NVMD_TYPE) == VPD_FLASH) ||
3169 ((ir_tds_bn_dps_das_nvm & NVMD_TYPE) == EXPAN_ROM)) {
3170 ;
3171 } else if (((ir_tds_bn_dps_das_nvm & NVMD_TYPE) == AAP1_RDUMP)
3172 || ((ir_tds_bn_dps_das_nvm & NVMD_TYPE) == IOP_RDUMP)) {
3173 ;
3174 } else {
3175 /* Should not be happened*/
3176 PM8001_MSG_DBG(pm8001_ha,
3177 pm8001_printk("(IR=1)Wrong Device type 0x%x\n",
3178 ir_tds_bn_dps_das_nvm));
3179 }
3180 } else /* direct mode */{
3181 PM8001_MSG_DBG(pm8001_ha,
3182 pm8001_printk("Get NVMD success, IR=0, dataLen=%d\n",
3183 (dlen_status & NVMD_LEN) >> 24));
3184 }
3185 memcpy(fw_control_context->usrAddr,
3186 pm8001_ha->memoryMap.region[NVMD].virt_ptr,
3187 fw_control_context->len);
3188 complete(pm8001_ha->nvmd_completion);
3189 ccb->task = NULL;
3190 ccb->ccb_tag = 0xFFFFFFFF;
3191 pm8001_tag_free(pm8001_ha, tag);
3192 }
3193
3194 int pm8001_mpi_local_phy_ctl(struct pm8001_hba_info *pm8001_ha, void *piomb)
3195 {
3196 struct local_phy_ctl_resp *pPayload =
3197 (struct local_phy_ctl_resp *)(piomb + 4);
3198 u32 status = le32_to_cpu(pPayload->status);
3199 u32 phy_id = le32_to_cpu(pPayload->phyop_phyid) & ID_BITS;
3200 u32 phy_op = le32_to_cpu(pPayload->phyop_phyid) & OP_BITS;
3201 if (status != 0) {
3202 PM8001_MSG_DBG(pm8001_ha,
3203 pm8001_printk("%x phy execute %x phy op failed!\n",
3204 phy_id, phy_op));
3205 } else
3206 PM8001_MSG_DBG(pm8001_ha,
3207 pm8001_printk("%x phy execute %x phy op success!\n",
3208 phy_id, phy_op));
3209 return 0;
3210 }
3211
3212 /**
3213 * pm8001_bytes_dmaed - one of the interface function communication with libsas
3214 * @pm8001_ha: our hba card information
3215 * @i: which phy that received the event.
3216 *
3217 * when HBA driver received the identify done event or initiate FIS received
3218 * event(for SATA), it will invoke this function to notify the sas layer that
3219 * the sas toplogy has formed, please discover the the whole sas domain,
3220 * while receive a broadcast(change) primitive just tell the sas
3221 * layer to discover the changed domain rather than the whole domain.
3222 */
3223 void pm8001_bytes_dmaed(struct pm8001_hba_info *pm8001_ha, int i)
3224 {
3225 struct pm8001_phy *phy = &pm8001_ha->phy[i];
3226 struct asd_sas_phy *sas_phy = &phy->sas_phy;
3227 struct sas_ha_struct *sas_ha;
3228 if (!phy->phy_attached)
3229 return;
3230
3231 sas_ha = pm8001_ha->sas;
3232 if (sas_phy->phy) {
3233 struct sas_phy *sphy = sas_phy->phy;
3234 sphy->negotiated_linkrate = sas_phy->linkrate;
3235 sphy->minimum_linkrate = phy->minimum_linkrate;
3236 sphy->minimum_linkrate_hw = SAS_LINK_RATE_1_5_GBPS;
3237 sphy->maximum_linkrate = phy->maximum_linkrate;
3238 sphy->maximum_linkrate_hw = phy->maximum_linkrate;
3239 }
3240
3241 if (phy->phy_type & PORT_TYPE_SAS) {
3242 struct sas_identify_frame *id;
3243 id = (struct sas_identify_frame *)phy->frame_rcvd;
3244 id->dev_type = phy->identify.device_type;
3245 id->initiator_bits = SAS_PROTOCOL_ALL;
3246 id->target_bits = phy->identify.target_port_protocols;
3247 } else if (phy->phy_type & PORT_TYPE_SATA) {
3248 /*Nothing*/
3249 }
3250 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("phy %d byte dmaded.\n", i));
3251
3252 sas_phy->frame_rcvd_size = phy->frame_rcvd_size;
3253 pm8001_ha->sas->notify_port_event(sas_phy, PORTE_BYTES_DMAED);
3254 }
3255
3256 /* Get the link rate speed */
3257 void pm8001_get_lrate_mode(struct pm8001_phy *phy, u8 link_rate)
3258 {
3259 struct sas_phy *sas_phy = phy->sas_phy.phy;
3260
3261 switch (link_rate) {
3262 case PHY_SPEED_60:
3263 phy->sas_phy.linkrate = SAS_LINK_RATE_6_0_GBPS;
3264 phy->sas_phy.phy->negotiated_linkrate = SAS_LINK_RATE_6_0_GBPS;
3265 break;
3266 case PHY_SPEED_30:
3267 phy->sas_phy.linkrate = SAS_LINK_RATE_3_0_GBPS;
3268 phy->sas_phy.phy->negotiated_linkrate = SAS_LINK_RATE_3_0_GBPS;
3269 break;
3270 case PHY_SPEED_15:
3271 phy->sas_phy.linkrate = SAS_LINK_RATE_1_5_GBPS;
3272 phy->sas_phy.phy->negotiated_linkrate = SAS_LINK_RATE_1_5_GBPS;
3273 break;
3274 }
3275 sas_phy->negotiated_linkrate = phy->sas_phy.linkrate;
3276 sas_phy->maximum_linkrate_hw = SAS_LINK_RATE_6_0_GBPS;
3277 sas_phy->minimum_linkrate_hw = SAS_LINK_RATE_1_5_GBPS;
3278 sas_phy->maximum_linkrate = SAS_LINK_RATE_6_0_GBPS;
3279 sas_phy->minimum_linkrate = SAS_LINK_RATE_1_5_GBPS;
3280 }
3281
3282 /**
3283 * asd_get_attached_sas_addr -- extract/generate attached SAS address
3284 * @phy: pointer to asd_phy
3285 * @sas_addr: pointer to buffer where the SAS address is to be written
3286 *
3287 * This function extracts the SAS address from an IDENTIFY frame
3288 * received. If OOB is SATA, then a SAS address is generated from the
3289 * HA tables.
3290 *
3291 * LOCKING: the frame_rcvd_lock needs to be held since this parses the frame
3292 * buffer.
3293 */
3294 void pm8001_get_attached_sas_addr(struct pm8001_phy *phy,
3295 u8 *sas_addr)
3296 {
3297 if (phy->sas_phy.frame_rcvd[0] == 0x34
3298 && phy->sas_phy.oob_mode == SATA_OOB_MODE) {
3299 struct pm8001_hba_info *pm8001_ha = phy->sas_phy.ha->lldd_ha;
3300 /* FIS device-to-host */
3301 u64 addr = be64_to_cpu(*(__be64 *)pm8001_ha->sas_addr);
3302 addr += phy->sas_phy.id;
3303 *(__be64 *)sas_addr = cpu_to_be64(addr);
3304 } else {
3305 struct sas_identify_frame *idframe =
3306 (void *) phy->sas_phy.frame_rcvd;
3307 memcpy(sas_addr, idframe->sas_addr, SAS_ADDR_SIZE);
3308 }
3309 }
3310
3311 /**
3312 * pm8001_hw_event_ack_req- For PM8001,some events need to acknowage to FW.
3313 * @pm8001_ha: our hba card information
3314 * @Qnum: the outbound queue message number.
3315 * @SEA: source of event to ack
3316 * @port_id: port id.
3317 * @phyId: phy id.
3318 * @param0: parameter 0.
3319 * @param1: parameter 1.
3320 */
3321 static void pm8001_hw_event_ack_req(struct pm8001_hba_info *pm8001_ha,
3322 u32 Qnum, u32 SEA, u32 port_id, u32 phyId, u32 param0, u32 param1)
3323 {
3324 struct hw_event_ack_req payload;
3325 u32 opc = OPC_INB_SAS_HW_EVENT_ACK;
3326
3327 struct inbound_queue_table *circularQ;
3328
3329 memset((u8 *)&payload, 0, sizeof(payload));
3330 circularQ = &pm8001_ha->inbnd_q_tbl[Qnum];
3331 payload.tag = cpu_to_le32(1);
3332 payload.sea_phyid_portid = cpu_to_le32(((SEA & 0xFFFF) << 8) |
3333 ((phyId & 0x0F) << 4) | (port_id & 0x0F));
3334 payload.param0 = cpu_to_le32(param0);
3335 payload.param1 = cpu_to_le32(param1);
3336 pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
3337 }
3338
3339 static int pm8001_chip_phy_ctl_req(struct pm8001_hba_info *pm8001_ha,
3340 u32 phyId, u32 phy_op);
3341
3342 /**
3343 * hw_event_sas_phy_up -FW tells me a SAS phy up event.
3344 * @pm8001_ha: our hba card information
3345 * @piomb: IO message buffer
3346 */
3347 static void
3348 hw_event_sas_phy_up(struct pm8001_hba_info *pm8001_ha, void *piomb)
3349 {
3350 struct hw_event_resp *pPayload =
3351 (struct hw_event_resp *)(piomb + 4);
3352 u32 lr_evt_status_phyid_portid =
3353 le32_to_cpu(pPayload->lr_evt_status_phyid_portid);
3354 u8 link_rate =
3355 (u8)((lr_evt_status_phyid_portid & 0xF0000000) >> 28);
3356 u8 port_id = (u8)(lr_evt_status_phyid_portid & 0x0000000F);
3357 u8 phy_id =
3358 (u8)((lr_evt_status_phyid_portid & 0x000000F0) >> 4);
3359 u32 npip_portstate = le32_to_cpu(pPayload->npip_portstate);
3360 u8 portstate = (u8)(npip_portstate & 0x0000000F);
3361 struct pm8001_port *port = &pm8001_ha->port[port_id];
3362 struct sas_ha_struct *sas_ha = pm8001_ha->sas;
3363 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
3364 unsigned long flags;
3365 u8 deviceType = pPayload->sas_identify.dev_type;
3366 port->port_state = portstate;
3367 phy->phy_state = PHY_STATE_LINK_UP_SPC;
3368 PM8001_MSG_DBG(pm8001_ha,
3369 pm8001_printk("HW_EVENT_SAS_PHY_UP port id = %d, phy id = %d\n",
3370 port_id, phy_id));
3371
3372 switch (deviceType) {
3373 case SAS_PHY_UNUSED:
3374 PM8001_MSG_DBG(pm8001_ha,
3375 pm8001_printk("device type no device.\n"));
3376 break;
3377 case SAS_END_DEVICE:
3378 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("end device.\n"));
3379 pm8001_chip_phy_ctl_req(pm8001_ha, phy_id,
3380 PHY_NOTIFY_ENABLE_SPINUP);
3381 port->port_attached = 1;
3382 pm8001_get_lrate_mode(phy, link_rate);
3383 break;
3384 case SAS_EDGE_EXPANDER_DEVICE:
3385 PM8001_MSG_DBG(pm8001_ha,
3386 pm8001_printk("expander device.\n"));
3387 port->port_attached = 1;
3388 pm8001_get_lrate_mode(phy, link_rate);
3389 break;
3390 case SAS_FANOUT_EXPANDER_DEVICE:
3391 PM8001_MSG_DBG(pm8001_ha,
3392 pm8001_printk("fanout expander device.\n"));
3393 port->port_attached = 1;
3394 pm8001_get_lrate_mode(phy, link_rate);
3395 break;
3396 default:
3397 PM8001_MSG_DBG(pm8001_ha,
3398 pm8001_printk("unknown device type(%x)\n", deviceType));
3399 break;
3400 }
3401 phy->phy_type |= PORT_TYPE_SAS;
3402 phy->identify.device_type = deviceType;
3403 phy->phy_attached = 1;
3404 if (phy->identify.device_type == SAS_END_DEVICE)
3405 phy->identify.target_port_protocols = SAS_PROTOCOL_SSP;
3406 else if (phy->identify.device_type != SAS_PHY_UNUSED)
3407 phy->identify.target_port_protocols = SAS_PROTOCOL_SMP;
3408 phy->sas_phy.oob_mode = SAS_OOB_MODE;
3409 sas_ha->notify_phy_event(&phy->sas_phy, PHYE_OOB_DONE);
3410 spin_lock_irqsave(&phy->sas_phy.frame_rcvd_lock, flags);
3411 memcpy(phy->frame_rcvd, &pPayload->sas_identify,
3412 sizeof(struct sas_identify_frame)-4);
3413 phy->frame_rcvd_size = sizeof(struct sas_identify_frame) - 4;
3414 pm8001_get_attached_sas_addr(phy, phy->sas_phy.attached_sas_addr);
3415 spin_unlock_irqrestore(&phy->sas_phy.frame_rcvd_lock, flags);
3416 if (pm8001_ha->flags == PM8001F_RUN_TIME)
3417 mdelay(200);/*delay a moment to wait disk to spinup*/
3418 pm8001_bytes_dmaed(pm8001_ha, phy_id);
3419 }
3420
3421 /**
3422 * hw_event_sata_phy_up -FW tells me a SATA phy up event.
3423 * @pm8001_ha: our hba card information
3424 * @piomb: IO message buffer
3425 */
3426 static void
3427 hw_event_sata_phy_up(struct pm8001_hba_info *pm8001_ha, void *piomb)
3428 {
3429 struct hw_event_resp *pPayload =
3430 (struct hw_event_resp *)(piomb + 4);
3431 u32 lr_evt_status_phyid_portid =
3432 le32_to_cpu(pPayload->lr_evt_status_phyid_portid);
3433 u8 link_rate =
3434 (u8)((lr_evt_status_phyid_portid & 0xF0000000) >> 28);
3435 u8 port_id = (u8)(lr_evt_status_phyid_portid & 0x0000000F);
3436 u8 phy_id =
3437 (u8)((lr_evt_status_phyid_portid & 0x000000F0) >> 4);
3438 u32 npip_portstate = le32_to_cpu(pPayload->npip_portstate);
3439 u8 portstate = (u8)(npip_portstate & 0x0000000F);
3440 struct pm8001_port *port = &pm8001_ha->port[port_id];
3441 struct sas_ha_struct *sas_ha = pm8001_ha->sas;
3442 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
3443 unsigned long flags;
3444 PM8001_MSG_DBG(pm8001_ha,
3445 pm8001_printk("HW_EVENT_SATA_PHY_UP port id = %d,"
3446 " phy id = %d\n", port_id, phy_id));
3447 port->port_state = portstate;
3448 phy->phy_state = PHY_STATE_LINK_UP_SPC;
3449 port->port_attached = 1;
3450 pm8001_get_lrate_mode(phy, link_rate);
3451 phy->phy_type |= PORT_TYPE_SATA;
3452 phy->phy_attached = 1;
3453 phy->sas_phy.oob_mode = SATA_OOB_MODE;
3454 sas_ha->notify_phy_event(&phy->sas_phy, PHYE_OOB_DONE);
3455 spin_lock_irqsave(&phy->sas_phy.frame_rcvd_lock, flags);
3456 memcpy(phy->frame_rcvd, ((u8 *)&pPayload->sata_fis - 4),
3457 sizeof(struct dev_to_host_fis));
3458 phy->frame_rcvd_size = sizeof(struct dev_to_host_fis);
3459 phy->identify.target_port_protocols = SAS_PROTOCOL_SATA;
3460 phy->identify.device_type = SAS_SATA_DEV;
3461 pm8001_get_attached_sas_addr(phy, phy->sas_phy.attached_sas_addr);
3462 spin_unlock_irqrestore(&phy->sas_phy.frame_rcvd_lock, flags);
3463 pm8001_bytes_dmaed(pm8001_ha, phy_id);
3464 }
3465
3466 /**
3467 * hw_event_phy_down -we should notify the libsas the phy is down.
3468 * @pm8001_ha: our hba card information
3469 * @piomb: IO message buffer
3470 */
3471 static void
3472 hw_event_phy_down(struct pm8001_hba_info *pm8001_ha, void *piomb)
3473 {
3474 struct hw_event_resp *pPayload =
3475 (struct hw_event_resp *)(piomb + 4);
3476 u32 lr_evt_status_phyid_portid =
3477 le32_to_cpu(pPayload->lr_evt_status_phyid_portid);
3478 u8 port_id = (u8)(lr_evt_status_phyid_portid & 0x0000000F);
3479 u8 phy_id =
3480 (u8)((lr_evt_status_phyid_portid & 0x000000F0) >> 4);
3481 u32 npip_portstate = le32_to_cpu(pPayload->npip_portstate);
3482 u8 portstate = (u8)(npip_portstate & 0x0000000F);
3483 struct pm8001_port *port = &pm8001_ha->port[port_id];
3484 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
3485 port->port_state = portstate;
3486 phy->phy_type = 0;
3487 phy->identify.device_type = 0;
3488 phy->phy_attached = 0;
3489 memset(&phy->dev_sas_addr, 0, SAS_ADDR_SIZE);
3490 switch (portstate) {
3491 case PORT_VALID:
3492 break;
3493 case PORT_INVALID:
3494 PM8001_MSG_DBG(pm8001_ha,
3495 pm8001_printk(" PortInvalid portID %d\n", port_id));
3496 PM8001_MSG_DBG(pm8001_ha,
3497 pm8001_printk(" Last phy Down and port invalid\n"));
3498 port->port_attached = 0;
3499 pm8001_hw_event_ack_req(pm8001_ha, 0, HW_EVENT_PHY_DOWN,
3500 port_id, phy_id, 0, 0);
3501 break;
3502 case PORT_IN_RESET:
3503 PM8001_MSG_DBG(pm8001_ha,
3504 pm8001_printk(" Port In Reset portID %d\n", port_id));
3505 break;
3506 case PORT_NOT_ESTABLISHED:
3507 PM8001_MSG_DBG(pm8001_ha,
3508 pm8001_printk(" phy Down and PORT_NOT_ESTABLISHED\n"));
3509 port->port_attached = 0;
3510 break;
3511 case PORT_LOSTCOMM:
3512 PM8001_MSG_DBG(pm8001_ha,
3513 pm8001_printk(" phy Down and PORT_LOSTCOMM\n"));
3514 PM8001_MSG_DBG(pm8001_ha,
3515 pm8001_printk(" Last phy Down and port invalid\n"));
3516 port->port_attached = 0;
3517 pm8001_hw_event_ack_req(pm8001_ha, 0, HW_EVENT_PHY_DOWN,
3518 port_id, phy_id, 0, 0);
3519 break;
3520 default:
3521 port->port_attached = 0;
3522 PM8001_MSG_DBG(pm8001_ha,
3523 pm8001_printk(" phy Down and(default) = %x\n",
3524 portstate));
3525 break;
3526
3527 }
3528 }
3529
3530 /**
3531 * pm8001_mpi_reg_resp -process register device ID response.
3532 * @pm8001_ha: our hba card information
3533 * @piomb: IO message buffer
3534 *
3535 * when sas layer find a device it will notify LLDD, then the driver register
3536 * the domain device to FW, this event is the return device ID which the FW
3537 * has assigned, from now,inter-communication with FW is no longer using the
3538 * SAS address, use device ID which FW assigned.
3539 */
3540 int pm8001_mpi_reg_resp(struct pm8001_hba_info *pm8001_ha, void *piomb)
3541 {
3542 u32 status;
3543 u32 device_id;
3544 u32 htag;
3545 struct pm8001_ccb_info *ccb;
3546 struct pm8001_device *pm8001_dev;
3547 struct dev_reg_resp *registerRespPayload =
3548 (struct dev_reg_resp *)(piomb + 4);
3549
3550 htag = le32_to_cpu(registerRespPayload->tag);
3551 ccb = &pm8001_ha->ccb_info[htag];
3552 pm8001_dev = ccb->device;
3553 status = le32_to_cpu(registerRespPayload->status);
3554 device_id = le32_to_cpu(registerRespPayload->device_id);
3555 PM8001_MSG_DBG(pm8001_ha,
3556 pm8001_printk(" register device is status = %d\n", status));
3557 switch (status) {
3558 case DEVREG_SUCCESS:
3559 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("DEVREG_SUCCESS\n"));
3560 pm8001_dev->device_id = device_id;
3561 break;
3562 case DEVREG_FAILURE_OUT_OF_RESOURCE:
3563 PM8001_MSG_DBG(pm8001_ha,
3564 pm8001_printk("DEVREG_FAILURE_OUT_OF_RESOURCE\n"));
3565 break;
3566 case DEVREG_FAILURE_DEVICE_ALREADY_REGISTERED:
3567 PM8001_MSG_DBG(pm8001_ha,
3568 pm8001_printk("DEVREG_FAILURE_DEVICE_ALREADY_REGISTERED\n"));
3569 break;
3570 case DEVREG_FAILURE_INVALID_PHY_ID:
3571 PM8001_MSG_DBG(pm8001_ha,
3572 pm8001_printk("DEVREG_FAILURE_INVALID_PHY_ID\n"));
3573 break;
3574 case DEVREG_FAILURE_PHY_ID_ALREADY_REGISTERED:
3575 PM8001_MSG_DBG(pm8001_ha,
3576 pm8001_printk("DEVREG_FAILURE_PHY_ID_ALREADY_REGISTERED\n"));
3577 break;
3578 case DEVREG_FAILURE_PORT_ID_OUT_OF_RANGE:
3579 PM8001_MSG_DBG(pm8001_ha,
3580 pm8001_printk("DEVREG_FAILURE_PORT_ID_OUT_OF_RANGE\n"));
3581 break;
3582 case DEVREG_FAILURE_PORT_NOT_VALID_STATE:
3583 PM8001_MSG_DBG(pm8001_ha,
3584 pm8001_printk("DEVREG_FAILURE_PORT_NOT_VALID_STATE\n"));
3585 break;
3586 case DEVREG_FAILURE_DEVICE_TYPE_NOT_VALID:
3587 PM8001_MSG_DBG(pm8001_ha,
3588 pm8001_printk("DEVREG_FAILURE_DEVICE_TYPE_NOT_VALID\n"));
3589 break;
3590 default:
3591 PM8001_MSG_DBG(pm8001_ha,
3592 pm8001_printk("DEVREG_FAILURE_DEVICE_TYPE_NOT_UNSORPORTED\n"));
3593 break;
3594 }
3595 complete(pm8001_dev->dcompletion);
3596 ccb->task = NULL;
3597 ccb->ccb_tag = 0xFFFFFFFF;
3598 pm8001_tag_free(pm8001_ha, htag);
3599 return 0;
3600 }
3601
3602 int pm8001_mpi_dereg_resp(struct pm8001_hba_info *pm8001_ha, void *piomb)
3603 {
3604 u32 status;
3605 u32 device_id;
3606 struct dev_reg_resp *registerRespPayload =
3607 (struct dev_reg_resp *)(piomb + 4);
3608
3609 status = le32_to_cpu(registerRespPayload->status);
3610 device_id = le32_to_cpu(registerRespPayload->device_id);
3611 if (status != 0)
3612 PM8001_MSG_DBG(pm8001_ha,
3613 pm8001_printk(" deregister device failed ,status = %x"
3614 ", device_id = %x\n", status, device_id));
3615 return 0;
3616 }
3617
3618 /**
3619 * fw_flash_update_resp - Response from FW for flash update command.
3620 * @pm8001_ha: our hba card information
3621 * @piomb: IO message buffer
3622 */
3623 int pm8001_mpi_fw_flash_update_resp(struct pm8001_hba_info *pm8001_ha,
3624 void *piomb)
3625 {
3626 u32 status;
3627 struct fw_flash_Update_resp *ppayload =
3628 (struct fw_flash_Update_resp *)(piomb + 4);
3629 u32 tag = le32_to_cpu(ppayload->tag);
3630 struct pm8001_ccb_info *ccb = &pm8001_ha->ccb_info[tag];
3631 status = le32_to_cpu(ppayload->status);
3632 switch (status) {
3633 case FLASH_UPDATE_COMPLETE_PENDING_REBOOT:
3634 PM8001_MSG_DBG(pm8001_ha,
3635 pm8001_printk(": FLASH_UPDATE_COMPLETE_PENDING_REBOOT\n"));
3636 break;
3637 case FLASH_UPDATE_IN_PROGRESS:
3638 PM8001_MSG_DBG(pm8001_ha,
3639 pm8001_printk(": FLASH_UPDATE_IN_PROGRESS\n"));
3640 break;
3641 case FLASH_UPDATE_HDR_ERR:
3642 PM8001_MSG_DBG(pm8001_ha,
3643 pm8001_printk(": FLASH_UPDATE_HDR_ERR\n"));
3644 break;
3645 case FLASH_UPDATE_OFFSET_ERR:
3646 PM8001_MSG_DBG(pm8001_ha,
3647 pm8001_printk(": FLASH_UPDATE_OFFSET_ERR\n"));
3648 break;
3649 case FLASH_UPDATE_CRC_ERR:
3650 PM8001_MSG_DBG(pm8001_ha,
3651 pm8001_printk(": FLASH_UPDATE_CRC_ERR\n"));
3652 break;
3653 case FLASH_UPDATE_LENGTH_ERR:
3654 PM8001_MSG_DBG(pm8001_ha,
3655 pm8001_printk(": FLASH_UPDATE_LENGTH_ERR\n"));
3656 break;
3657 case FLASH_UPDATE_HW_ERR:
3658 PM8001_MSG_DBG(pm8001_ha,
3659 pm8001_printk(": FLASH_UPDATE_HW_ERR\n"));
3660 break;
3661 case FLASH_UPDATE_DNLD_NOT_SUPPORTED:
3662 PM8001_MSG_DBG(pm8001_ha,
3663 pm8001_printk(": FLASH_UPDATE_DNLD_NOT_SUPPORTED\n"));
3664 break;
3665 case FLASH_UPDATE_DISABLED:
3666 PM8001_MSG_DBG(pm8001_ha,
3667 pm8001_printk(": FLASH_UPDATE_DISABLED\n"));
3668 break;
3669 default:
3670 PM8001_MSG_DBG(pm8001_ha,
3671 pm8001_printk("No matched status = %d\n", status));
3672 break;
3673 }
3674 kfree(ccb->fw_control_context);
3675 ccb->task = NULL;
3676 ccb->ccb_tag = 0xFFFFFFFF;
3677 pm8001_tag_free(pm8001_ha, tag);
3678 complete(pm8001_ha->nvmd_completion);
3679 return 0;
3680 }
3681
3682 int pm8001_mpi_general_event(struct pm8001_hba_info *pm8001_ha , void *piomb)
3683 {
3684 u32 status;
3685 int i;
3686 struct general_event_resp *pPayload =
3687 (struct general_event_resp *)(piomb + 4);
3688 status = le32_to_cpu(pPayload->status);
3689 PM8001_MSG_DBG(pm8001_ha,
3690 pm8001_printk(" status = 0x%x\n", status));
3691 for (i = 0; i < GENERAL_EVENT_PAYLOAD; i++)
3692 PM8001_MSG_DBG(pm8001_ha,
3693 pm8001_printk("inb_IOMB_payload[0x%x] 0x%x,\n", i,
3694 pPayload->inb_IOMB_payload[i]));
3695 return 0;
3696 }
3697
3698 int pm8001_mpi_task_abort_resp(struct pm8001_hba_info *pm8001_ha, void *piomb)
3699 {
3700 struct sas_task *t;
3701 struct pm8001_ccb_info *ccb;
3702 unsigned long flags;
3703 u32 status ;
3704 u32 tag, scp;
3705 struct task_status_struct *ts;
3706 struct pm8001_device *pm8001_dev;
3707
3708 struct task_abort_resp *pPayload =
3709 (struct task_abort_resp *)(piomb + 4);
3710
3711 status = le32_to_cpu(pPayload->status);
3712 tag = le32_to_cpu(pPayload->tag);
3713 if (!tag) {
3714 PM8001_FAIL_DBG(pm8001_ha,
3715 pm8001_printk(" TAG NULL. RETURNING !!!"));
3716 return -1;
3717 }
3718
3719 scp = le32_to_cpu(pPayload->scp);
3720 ccb = &pm8001_ha->ccb_info[tag];
3721 t = ccb->task;
3722 pm8001_dev = ccb->device; /* retrieve device */
3723
3724 if (!t) {
3725 PM8001_FAIL_DBG(pm8001_ha,
3726 pm8001_printk(" TASK NULL. RETURNING !!!"));
3727 return -1;
3728 }
3729 ts = &t->task_status;
3730 if (status != 0)
3731 PM8001_FAIL_DBG(pm8001_ha,
3732 pm8001_printk("task abort failed status 0x%x ,"
3733 "tag = 0x%x, scp= 0x%x\n", status, tag, scp));
3734 switch (status) {
3735 case IO_SUCCESS:
3736 PM8001_EH_DBG(pm8001_ha, pm8001_printk("IO_SUCCESS\n"));
3737 ts->resp = SAS_TASK_COMPLETE;
3738 ts->stat = SAM_STAT_GOOD;
3739 break;
3740 case IO_NOT_VALID:
3741 PM8001_EH_DBG(pm8001_ha, pm8001_printk("IO_NOT_VALID\n"));
3742 ts->resp = TMF_RESP_FUNC_FAILED;
3743 break;
3744 }
3745 spin_lock_irqsave(&t->task_state_lock, flags);
3746 t->task_state_flags &= ~SAS_TASK_STATE_PENDING;
3747 t->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
3748 t->task_state_flags |= SAS_TASK_STATE_DONE;
3749 spin_unlock_irqrestore(&t->task_state_lock, flags);
3750 pm8001_ccb_task_free(pm8001_ha, t, ccb, tag);
3751 mb();
3752
3753 if (pm8001_dev->id & NCQ_ABORT_ALL_FLAG) {
3754 pm8001_tag_free(pm8001_ha, tag);
3755 sas_free_task(t);
3756 /* clear the flag */
3757 pm8001_dev->id &= 0xBFFFFFFF;
3758 } else
3759 t->task_done(t);
3760
3761 return 0;
3762 }
3763
3764 /**
3765 * mpi_hw_event -The hw event has come.
3766 * @pm8001_ha: our hba card information
3767 * @piomb: IO message buffer
3768 */
3769 static int mpi_hw_event(struct pm8001_hba_info *pm8001_ha, void* piomb)
3770 {
3771 unsigned long flags;
3772 struct hw_event_resp *pPayload =
3773 (struct hw_event_resp *)(piomb + 4);
3774 u32 lr_evt_status_phyid_portid =
3775 le32_to_cpu(pPayload->lr_evt_status_phyid_portid);
3776 u8 port_id = (u8)(lr_evt_status_phyid_portid & 0x0000000F);
3777 u8 phy_id =
3778 (u8)((lr_evt_status_phyid_portid & 0x000000F0) >> 4);
3779 u16 eventType =
3780 (u16)((lr_evt_status_phyid_portid & 0x00FFFF00) >> 8);
3781 u8 status =
3782 (u8)((lr_evt_status_phyid_portid & 0x0F000000) >> 24);
3783 struct sas_ha_struct *sas_ha = pm8001_ha->sas;
3784 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
3785 struct asd_sas_phy *sas_phy = sas_ha->sas_phy[phy_id];
3786 PM8001_MSG_DBG(pm8001_ha,
3787 pm8001_printk("outbound queue HW event & event type : "));
3788 switch (eventType) {
3789 case HW_EVENT_PHY_START_STATUS:
3790 PM8001_MSG_DBG(pm8001_ha,
3791 pm8001_printk("HW_EVENT_PHY_START_STATUS"
3792 " status = %x\n", status));
3793 if (status == 0) {
3794 phy->phy_state = 1;
3795 if (pm8001_ha->flags == PM8001F_RUN_TIME)
3796 complete(phy->enable_completion);
3797 }
3798 break;
3799 case HW_EVENT_SAS_PHY_UP:
3800 PM8001_MSG_DBG(pm8001_ha,
3801 pm8001_printk("HW_EVENT_PHY_START_STATUS\n"));
3802 hw_event_sas_phy_up(pm8001_ha, piomb);
3803 break;
3804 case HW_EVENT_SATA_PHY_UP:
3805 PM8001_MSG_DBG(pm8001_ha,
3806 pm8001_printk("HW_EVENT_SATA_PHY_UP\n"));
3807 hw_event_sata_phy_up(pm8001_ha, piomb);
3808 break;
3809 case HW_EVENT_PHY_STOP_STATUS:
3810 PM8001_MSG_DBG(pm8001_ha,
3811 pm8001_printk("HW_EVENT_PHY_STOP_STATUS "
3812 "status = %x\n", status));
3813 if (status == 0)
3814 phy->phy_state = 0;
3815 break;
3816 case HW_EVENT_SATA_SPINUP_HOLD:
3817 PM8001_MSG_DBG(pm8001_ha,
3818 pm8001_printk("HW_EVENT_SATA_SPINUP_HOLD\n"));
3819 sas_ha->notify_phy_event(&phy->sas_phy, PHYE_SPINUP_HOLD);
3820 break;
3821 case HW_EVENT_PHY_DOWN:
3822 PM8001_MSG_DBG(pm8001_ha,
3823 pm8001_printk("HW_EVENT_PHY_DOWN\n"));
3824 sas_ha->notify_phy_event(&phy->sas_phy, PHYE_LOSS_OF_SIGNAL);
3825 phy->phy_attached = 0;
3826 phy->phy_state = 0;
3827 hw_event_phy_down(pm8001_ha, piomb);
3828 break;
3829 case HW_EVENT_PORT_INVALID:
3830 PM8001_MSG_DBG(pm8001_ha,
3831 pm8001_printk("HW_EVENT_PORT_INVALID\n"));
3832 sas_phy_disconnected(sas_phy);
3833 phy->phy_attached = 0;
3834 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3835 break;
3836 /* the broadcast change primitive received, tell the LIBSAS this event
3837 to revalidate the sas domain*/
3838 case HW_EVENT_BROADCAST_CHANGE:
3839 PM8001_MSG_DBG(pm8001_ha,
3840 pm8001_printk("HW_EVENT_BROADCAST_CHANGE\n"));
3841 pm8001_hw_event_ack_req(pm8001_ha, 0, HW_EVENT_BROADCAST_CHANGE,
3842 port_id, phy_id, 1, 0);
3843 spin_lock_irqsave(&sas_phy->sas_prim_lock, flags);
3844 sas_phy->sas_prim = HW_EVENT_BROADCAST_CHANGE;
3845 spin_unlock_irqrestore(&sas_phy->sas_prim_lock, flags);
3846 sas_ha->notify_port_event(sas_phy, PORTE_BROADCAST_RCVD);
3847 break;
3848 case HW_EVENT_PHY_ERROR:
3849 PM8001_MSG_DBG(pm8001_ha,
3850 pm8001_printk("HW_EVENT_PHY_ERROR\n"));
3851 sas_phy_disconnected(&phy->sas_phy);
3852 phy->phy_attached = 0;
3853 sas_ha->notify_phy_event(&phy->sas_phy, PHYE_OOB_ERROR);
3854 break;
3855 case HW_EVENT_BROADCAST_EXP:
3856 PM8001_MSG_DBG(pm8001_ha,
3857 pm8001_printk("HW_EVENT_BROADCAST_EXP\n"));
3858 spin_lock_irqsave(&sas_phy->sas_prim_lock, flags);
3859 sas_phy->sas_prim = HW_EVENT_BROADCAST_EXP;
3860 spin_unlock_irqrestore(&sas_phy->sas_prim_lock, flags);
3861 sas_ha->notify_port_event(sas_phy, PORTE_BROADCAST_RCVD);
3862 break;
3863 case HW_EVENT_LINK_ERR_INVALID_DWORD:
3864 PM8001_MSG_DBG(pm8001_ha,
3865 pm8001_printk("HW_EVENT_LINK_ERR_INVALID_DWORD\n"));
3866 pm8001_hw_event_ack_req(pm8001_ha, 0,
3867 HW_EVENT_LINK_ERR_INVALID_DWORD, port_id, phy_id, 0, 0);
3868 sas_phy_disconnected(sas_phy);
3869 phy->phy_attached = 0;
3870 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3871 break;
3872 case HW_EVENT_LINK_ERR_DISPARITY_ERROR:
3873 PM8001_MSG_DBG(pm8001_ha,
3874 pm8001_printk("HW_EVENT_LINK_ERR_DISPARITY_ERROR\n"));
3875 pm8001_hw_event_ack_req(pm8001_ha, 0,
3876 HW_EVENT_LINK_ERR_DISPARITY_ERROR,
3877 port_id, phy_id, 0, 0);
3878 sas_phy_disconnected(sas_phy);
3879 phy->phy_attached = 0;
3880 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3881 break;
3882 case HW_EVENT_LINK_ERR_CODE_VIOLATION:
3883 PM8001_MSG_DBG(pm8001_ha,
3884 pm8001_printk("HW_EVENT_LINK_ERR_CODE_VIOLATION\n"));
3885 pm8001_hw_event_ack_req(pm8001_ha, 0,
3886 HW_EVENT_LINK_ERR_CODE_VIOLATION,
3887 port_id, phy_id, 0, 0);
3888 sas_phy_disconnected(sas_phy);
3889 phy->phy_attached = 0;
3890 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3891 break;
3892 case HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH:
3893 PM8001_MSG_DBG(pm8001_ha,
3894 pm8001_printk("HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH\n"));
3895 pm8001_hw_event_ack_req(pm8001_ha, 0,
3896 HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH,
3897 port_id, phy_id, 0, 0);
3898 sas_phy_disconnected(sas_phy);
3899 phy->phy_attached = 0;
3900 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3901 break;
3902 case HW_EVENT_MALFUNCTION:
3903 PM8001_MSG_DBG(pm8001_ha,
3904 pm8001_printk("HW_EVENT_MALFUNCTION\n"));
3905 break;
3906 case HW_EVENT_BROADCAST_SES:
3907 PM8001_MSG_DBG(pm8001_ha,
3908 pm8001_printk("HW_EVENT_BROADCAST_SES\n"));
3909 spin_lock_irqsave(&sas_phy->sas_prim_lock, flags);
3910 sas_phy->sas_prim = HW_EVENT_BROADCAST_SES;
3911 spin_unlock_irqrestore(&sas_phy->sas_prim_lock, flags);
3912 sas_ha->notify_port_event(sas_phy, PORTE_BROADCAST_RCVD);
3913 break;
3914 case HW_EVENT_INBOUND_CRC_ERROR:
3915 PM8001_MSG_DBG(pm8001_ha,
3916 pm8001_printk("HW_EVENT_INBOUND_CRC_ERROR\n"));
3917 pm8001_hw_event_ack_req(pm8001_ha, 0,
3918 HW_EVENT_INBOUND_CRC_ERROR,
3919 port_id, phy_id, 0, 0);
3920 break;
3921 case HW_EVENT_HARD_RESET_RECEIVED:
3922 PM8001_MSG_DBG(pm8001_ha,
3923 pm8001_printk("HW_EVENT_HARD_RESET_RECEIVED\n"));
3924 sas_ha->notify_port_event(sas_phy, PORTE_HARD_RESET);
3925 break;
3926 case HW_EVENT_ID_FRAME_TIMEOUT:
3927 PM8001_MSG_DBG(pm8001_ha,
3928 pm8001_printk("HW_EVENT_ID_FRAME_TIMEOUT\n"));
3929 sas_phy_disconnected(sas_phy);
3930 phy->phy_attached = 0;
3931 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3932 break;
3933 case HW_EVENT_LINK_ERR_PHY_RESET_FAILED:
3934 PM8001_MSG_DBG(pm8001_ha,
3935 pm8001_printk("HW_EVENT_LINK_ERR_PHY_RESET_FAILED\n"));
3936 pm8001_hw_event_ack_req(pm8001_ha, 0,
3937 HW_EVENT_LINK_ERR_PHY_RESET_FAILED,
3938 port_id, phy_id, 0, 0);
3939 sas_phy_disconnected(sas_phy);
3940 phy->phy_attached = 0;
3941 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3942 break;
3943 case HW_EVENT_PORT_RESET_TIMER_TMO:
3944 PM8001_MSG_DBG(pm8001_ha,
3945 pm8001_printk("HW_EVENT_PORT_RESET_TIMER_TMO\n"));
3946 sas_phy_disconnected(sas_phy);
3947 phy->phy_attached = 0;
3948 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3949 break;
3950 case HW_EVENT_PORT_RECOVERY_TIMER_TMO:
3951 PM8001_MSG_DBG(pm8001_ha,
3952 pm8001_printk("HW_EVENT_PORT_RECOVERY_TIMER_TMO\n"));
3953 sas_phy_disconnected(sas_phy);
3954 phy->phy_attached = 0;
3955 sas_ha->notify_port_event(sas_phy, PORTE_LINK_RESET_ERR);
3956 break;
3957 case HW_EVENT_PORT_RECOVER:
3958 PM8001_MSG_DBG(pm8001_ha,
3959 pm8001_printk("HW_EVENT_PORT_RECOVER\n"));
3960 break;
3961 case HW_EVENT_PORT_RESET_COMPLETE:
3962 PM8001_MSG_DBG(pm8001_ha,
3963 pm8001_printk("HW_EVENT_PORT_RESET_COMPLETE\n"));
3964 break;
3965 case EVENT_BROADCAST_ASYNCH_EVENT:
3966 PM8001_MSG_DBG(pm8001_ha,
3967 pm8001_printk("EVENT_BROADCAST_ASYNCH_EVENT\n"));
3968 break;
3969 default:
3970 PM8001_MSG_DBG(pm8001_ha,
3971 pm8001_printk("Unknown event type = %x\n", eventType));
3972 break;
3973 }
3974 return 0;
3975 }
3976
3977 /**
3978 * process_one_iomb - process one outbound Queue memory block
3979 * @pm8001_ha: our hba card information
3980 * @piomb: IO message buffer
3981 */
3982 static void process_one_iomb(struct pm8001_hba_info *pm8001_ha, void *piomb)
3983 {
3984 __le32 pHeader = *(__le32 *)piomb;
3985 u8 opc = (u8)((le32_to_cpu(pHeader)) & 0xFFF);
3986
3987 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("process_one_iomb:"));
3988
3989 switch (opc) {
3990 case OPC_OUB_ECHO:
3991 PM8001_MSG_DBG(pm8001_ha, pm8001_printk("OPC_OUB_ECHO\n"));
3992 break;
3993 case OPC_OUB_HW_EVENT:
3994 PM8001_MSG_DBG(pm8001_ha,
3995 pm8001_printk("OPC_OUB_HW_EVENT\n"));
3996 mpi_hw_event(pm8001_ha, piomb);
3997 break;
3998 case OPC_OUB_SSP_COMP:
3999 PM8001_MSG_DBG(pm8001_ha,
4000 pm8001_printk("OPC_OUB_SSP_COMP\n"));
4001 mpi_ssp_completion(pm8001_ha, piomb);
4002 break;
4003 case OPC_OUB_SMP_COMP:
4004 PM8001_MSG_DBG(pm8001_ha,
4005 pm8001_printk("OPC_OUB_SMP_COMP\n"));
4006 mpi_smp_completion(pm8001_ha, piomb);
4007 break;
4008 case OPC_OUB_LOCAL_PHY_CNTRL:
4009 PM8001_MSG_DBG(pm8001_ha,
4010 pm8001_printk("OPC_OUB_LOCAL_PHY_CNTRL\n"));
4011 pm8001_mpi_local_phy_ctl(pm8001_ha, piomb);
4012 break;
4013 case OPC_OUB_DEV_REGIST:
4014 PM8001_MSG_DBG(pm8001_ha,
4015 pm8001_printk("OPC_OUB_DEV_REGIST\n"));
4016 pm8001_mpi_reg_resp(pm8001_ha, piomb);
4017 break;
4018 case OPC_OUB_DEREG_DEV:
4019 PM8001_MSG_DBG(pm8001_ha,
4020 pm8001_printk("unregister the device\n"));
4021 pm8001_mpi_dereg_resp(pm8001_ha, piomb);
4022 break;
4023 case OPC_OUB_GET_DEV_HANDLE:
4024 PM8001_MSG_DBG(pm8001_ha,
4025 pm8001_printk("OPC_OUB_GET_DEV_HANDLE\n"));
4026 break;
4027 case OPC_OUB_SATA_COMP:
4028 PM8001_MSG_DBG(pm8001_ha,
4029 pm8001_printk("OPC_OUB_SATA_COMP\n"));
4030 mpi_sata_completion(pm8001_ha, piomb);
4031 break;
4032 case OPC_OUB_SATA_EVENT:
4033 PM8001_MSG_DBG(pm8001_ha,
4034 pm8001_printk("OPC_OUB_SATA_EVENT\n"));
4035 mpi_sata_event(pm8001_ha, piomb);
4036 break;
4037 case OPC_OUB_SSP_EVENT:
4038 PM8001_MSG_DBG(pm8001_ha,
4039 pm8001_printk("OPC_OUB_SSP_EVENT\n"));
4040 mpi_ssp_event(pm8001_ha, piomb);
4041 break;
4042 case OPC_OUB_DEV_HANDLE_ARRIV:
4043 PM8001_MSG_DBG(pm8001_ha,
4044 pm8001_printk("OPC_OUB_DEV_HANDLE_ARRIV\n"));
4045 /*This is for target*/
4046 break;
4047 case OPC_OUB_SSP_RECV_EVENT:
4048 PM8001_MSG_DBG(pm8001_ha,
4049 pm8001_printk("OPC_OUB_SSP_RECV_EVENT\n"));
4050 /*This is for target*/
4051 break;
4052 case OPC_OUB_DEV_INFO:
4053 PM8001_MSG_DBG(pm8001_ha,
4054 pm8001_printk("OPC_OUB_DEV_INFO\n"));
4055 break;
4056 case OPC_OUB_FW_FLASH_UPDATE:
4057 PM8001_MSG_DBG(pm8001_ha,
4058 pm8001_printk("OPC_OUB_FW_FLASH_UPDATE\n"));
4059 pm8001_mpi_fw_flash_update_resp(pm8001_ha, piomb);
4060 break;
4061 case OPC_OUB_GPIO_RESPONSE:
4062 PM8001_MSG_DBG(pm8001_ha,
4063 pm8001_printk("OPC_OUB_GPIO_RESPONSE\n"));
4064 break;
4065 case OPC_OUB_GPIO_EVENT:
4066 PM8001_MSG_DBG(pm8001_ha,
4067 pm8001_printk("OPC_OUB_GPIO_EVENT\n"));
4068 break;
4069 case OPC_OUB_GENERAL_EVENT:
4070 PM8001_MSG_DBG(pm8001_ha,
4071 pm8001_printk("OPC_OUB_GENERAL_EVENT\n"));
4072 pm8001_mpi_general_event(pm8001_ha, piomb);
4073 break;
4074 case OPC_OUB_SSP_ABORT_RSP:
4075 PM8001_MSG_DBG(pm8001_ha,
4076 pm8001_printk("OPC_OUB_SSP_ABORT_RSP\n"));
4077 pm8001_mpi_task_abort_resp(pm8001_ha, piomb);
4078 break;
4079 case OPC_OUB_SATA_ABORT_RSP:
4080 PM8001_MSG_DBG(pm8001_ha,
4081 pm8001_printk("OPC_OUB_SATA_ABORT_RSP\n"));
4082 pm8001_mpi_task_abort_resp(pm8001_ha, piomb);
4083 break;
4084 case OPC_OUB_SAS_DIAG_MODE_START_END:
4085 PM8001_MSG_DBG(pm8001_ha,
4086 pm8001_printk("OPC_OUB_SAS_DIAG_MODE_START_END\n"));
4087 break;
4088 case OPC_OUB_SAS_DIAG_EXECUTE:
4089 PM8001_MSG_DBG(pm8001_ha,
4090 pm8001_printk("OPC_OUB_SAS_DIAG_EXECUTE\n"));
4091 break;
4092 case OPC_OUB_GET_TIME_STAMP:
4093 PM8001_MSG_DBG(pm8001_ha,
4094 pm8001_printk("OPC_OUB_GET_TIME_STAMP\n"));
4095 break;
4096 case OPC_OUB_SAS_HW_EVENT_ACK:
4097 PM8001_MSG_DBG(pm8001_ha,
4098 pm8001_printk("OPC_OUB_SAS_HW_EVENT_ACK\n"));
4099 break;
4100 case OPC_OUB_PORT_CONTROL:
4101 PM8001_MSG_DBG(pm8001_ha,
4102 pm8001_printk("OPC_OUB_PORT_CONTROL\n"));
4103 break;
4104 case OPC_OUB_SMP_ABORT_RSP:
4105 PM8001_MSG_DBG(pm8001_ha,
4106 pm8001_printk("OPC_OUB_SMP_ABORT_RSP\n"));
4107 pm8001_mpi_task_abort_resp(pm8001_ha, piomb);
4108 break;
4109 case OPC_OUB_GET_NVMD_DATA:
4110 PM8001_MSG_DBG(pm8001_ha,
4111 pm8001_printk("OPC_OUB_GET_NVMD_DATA\n"));
4112 pm8001_mpi_get_nvmd_resp(pm8001_ha, piomb);
4113 break;
4114 case OPC_OUB_SET_NVMD_DATA:
4115 PM8001_MSG_DBG(pm8001_ha,
4116 pm8001_printk("OPC_OUB_SET_NVMD_DATA\n"));
4117 pm8001_mpi_set_nvmd_resp(pm8001_ha, piomb);
4118 break;
4119 case OPC_OUB_DEVICE_HANDLE_REMOVAL:
4120 PM8001_MSG_DBG(pm8001_ha,
4121 pm8001_printk("OPC_OUB_DEVICE_HANDLE_REMOVAL\n"));
4122 break;
4123 case OPC_OUB_SET_DEVICE_STATE:
4124 PM8001_MSG_DBG(pm8001_ha,
4125 pm8001_printk("OPC_OUB_SET_DEVICE_STATE\n"));
4126 pm8001_mpi_set_dev_state_resp(pm8001_ha, piomb);
4127 break;
4128 case OPC_OUB_GET_DEVICE_STATE:
4129 PM8001_MSG_DBG(pm8001_ha,
4130 pm8001_printk("OPC_OUB_GET_DEVICE_STATE\n"));
4131 break;
4132 case OPC_OUB_SET_DEV_INFO:
4133 PM8001_MSG_DBG(pm8001_ha,
4134 pm8001_printk("OPC_OUB_SET_DEV_INFO\n"));
4135 break;
4136 case OPC_OUB_SAS_RE_INITIALIZE:
4137 PM8001_MSG_DBG(pm8001_ha,
4138 pm8001_printk("OPC_OUB_SAS_RE_INITIALIZE\n"));
4139 break;
4140 default:
4141 PM8001_MSG_DBG(pm8001_ha,
4142 pm8001_printk("Unknown outbound Queue IOMB OPC = %x\n",
4143 opc));
4144 break;
4145 }
4146 }
4147
4148 static int process_oq(struct pm8001_hba_info *pm8001_ha, u8 vec)
4149 {
4150 struct outbound_queue_table *circularQ;
4151 void *pMsg1 = NULL;
4152 u8 uninitialized_var(bc);
4153 u32 ret = MPI_IO_STATUS_FAIL;
4154 unsigned long flags;
4155
4156 spin_lock_irqsave(&pm8001_ha->lock, flags);
4157 circularQ = &pm8001_ha->outbnd_q_tbl[vec];
4158 do {
4159 ret = pm8001_mpi_msg_consume(pm8001_ha, circularQ, &pMsg1, &bc);
4160 if (MPI_IO_STATUS_SUCCESS == ret) {
4161 /* process the outbound message */
4162 process_one_iomb(pm8001_ha, (void *)(pMsg1 - 4));
4163 /* free the message from the outbound circular buffer */
4164 pm8001_mpi_msg_free_set(pm8001_ha, pMsg1,
4165 circularQ, bc);
4166 }
4167 if (MPI_IO_STATUS_BUSY == ret) {
4168 /* Update the producer index from SPC */
4169 circularQ->producer_index =
4170 cpu_to_le32(pm8001_read_32(circularQ->pi_virt));
4171 if (le32_to_cpu(circularQ->producer_index) ==
4172 circularQ->consumer_idx)
4173 /* OQ is empty */
4174 break;
4175 }
4176 } while (1);
4177 spin_unlock_irqrestore(&pm8001_ha->lock, flags);
4178 return ret;
4179 }
4180
4181 /* PCI_DMA_... to our direction translation. */
4182 static const u8 data_dir_flags[] = {
4183 [PCI_DMA_BIDIRECTIONAL] = DATA_DIR_BYRECIPIENT,/* UNSPECIFIED */
4184 [PCI_DMA_TODEVICE] = DATA_DIR_OUT,/* OUTBOUND */
4185 [PCI_DMA_FROMDEVICE] = DATA_DIR_IN,/* INBOUND */
4186 [PCI_DMA_NONE] = DATA_DIR_NONE,/* NO TRANSFER */
4187 };
4188 void
4189 pm8001_chip_make_sg(struct scatterlist *scatter, int nr, void *prd)
4190 {
4191 int i;
4192 struct scatterlist *sg;
4193 struct pm8001_prd *buf_prd = prd;
4194
4195 for_each_sg(scatter, sg, nr, i) {
4196 buf_prd->addr = cpu_to_le64(sg_dma_address(sg));
4197 buf_prd->im_len.len = cpu_to_le32(sg_dma_len(sg));
4198 buf_prd->im_len.e = 0;
4199 buf_prd++;
4200 }
4201 }
4202
4203 static void build_smp_cmd(u32 deviceID, __le32 hTag, struct smp_req *psmp_cmd)
4204 {
4205 psmp_cmd->tag = hTag;
4206 psmp_cmd->device_id = cpu_to_le32(deviceID);
4207 psmp_cmd->len_ip_ir = cpu_to_le32(1|(1 << 1));
4208 }
4209
4210 /**
4211 * pm8001_chip_smp_req - send a SMP task to FW
4212 * @pm8001_ha: our hba card information.
4213 * @ccb: the ccb information this request used.
4214 */
4215 static int pm8001_chip_smp_req(struct pm8001_hba_info *pm8001_ha,
4216 struct pm8001_ccb_info *ccb)
4217 {
4218 int elem, rc;
4219 struct sas_task *task = ccb->task;
4220 struct domain_device *dev = task->dev;
4221 struct pm8001_device *pm8001_dev = dev->lldd_dev;
4222 struct scatterlist *sg_req, *sg_resp;
4223 u32 req_len, resp_len;
4224 struct smp_req smp_cmd;
4225 u32 opc;
4226 struct inbound_queue_table *circularQ;
4227
4228 memset(&smp_cmd, 0, sizeof(smp_cmd));
4229 /*
4230 * DMA-map SMP request, response buffers
4231 */
4232 sg_req = &task->smp_task.smp_req;
4233 elem = dma_map_sg(pm8001_ha->dev, sg_req, 1, PCI_DMA_TODEVICE);
4234 if (!elem)
4235 return -ENOMEM;
4236 req_len = sg_dma_len(sg_req);
4237
4238 sg_resp = &task->smp_task.smp_resp;
4239 elem = dma_map_sg(pm8001_ha->dev, sg_resp, 1, PCI_DMA_FROMDEVICE);
4240 if (!elem) {
4241 rc = -ENOMEM;
4242 goto err_out;
4243 }
4244 resp_len = sg_dma_len(sg_resp);
4245 /* must be in dwords */
4246 if ((req_len & 0x3) || (resp_len & 0x3)) {
4247 rc = -EINVAL;
4248 goto err_out_2;
4249 }
4250
4251 opc = OPC_INB_SMP_REQUEST;
4252 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4253 smp_cmd.tag = cpu_to_le32(ccb->ccb_tag);
4254 smp_cmd.long_smp_req.long_req_addr =
4255 cpu_to_le64((u64)sg_dma_address(&task->smp_task.smp_req));
4256 smp_cmd.long_smp_req.long_req_size =
4257 cpu_to_le32((u32)sg_dma_len(&task->smp_task.smp_req)-4);
4258 smp_cmd.long_smp_req.long_resp_addr =
4259 cpu_to_le64((u64)sg_dma_address(&task->smp_task.smp_resp));
4260 smp_cmd.long_smp_req.long_resp_size =
4261 cpu_to_le32((u32)sg_dma_len(&task->smp_task.smp_resp)-4);
4262 build_smp_cmd(pm8001_dev->device_id, smp_cmd.tag, &smp_cmd);
4263 rc = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc,
4264 (u32 *)&smp_cmd, 0);
4265 if (rc)
4266 goto err_out_2;
4267
4268 return 0;
4269
4270 err_out_2:
4271 dma_unmap_sg(pm8001_ha->dev, &ccb->task->smp_task.smp_resp, 1,
4272 PCI_DMA_FROMDEVICE);
4273 err_out:
4274 dma_unmap_sg(pm8001_ha->dev, &ccb->task->smp_task.smp_req, 1,
4275 PCI_DMA_TODEVICE);
4276 return rc;
4277 }
4278
4279 /**
4280 * pm8001_chip_ssp_io_req - send a SSP task to FW
4281 * @pm8001_ha: our hba card information.
4282 * @ccb: the ccb information this request used.
4283 */
4284 static int pm8001_chip_ssp_io_req(struct pm8001_hba_info *pm8001_ha,
4285 struct pm8001_ccb_info *ccb)
4286 {
4287 struct sas_task *task = ccb->task;
4288 struct domain_device *dev = task->dev;
4289 struct pm8001_device *pm8001_dev = dev->lldd_dev;
4290 struct ssp_ini_io_start_req ssp_cmd;
4291 u32 tag = ccb->ccb_tag;
4292 int ret;
4293 u64 phys_addr;
4294 struct inbound_queue_table *circularQ;
4295 u32 opc = OPC_INB_SSPINIIOSTART;
4296 memset(&ssp_cmd, 0, sizeof(ssp_cmd));
4297 memcpy(ssp_cmd.ssp_iu.lun, task->ssp_task.LUN, 8);
4298 ssp_cmd.dir_m_tlr =
4299 cpu_to_le32(data_dir_flags[task->data_dir] << 8 | 0x0);/*0 for
4300 SAS 1.1 compatible TLR*/
4301 ssp_cmd.data_len = cpu_to_le32(task->total_xfer_len);
4302 ssp_cmd.device_id = cpu_to_le32(pm8001_dev->device_id);
4303 ssp_cmd.tag = cpu_to_le32(tag);
4304 if (task->ssp_task.enable_first_burst)
4305 ssp_cmd.ssp_iu.efb_prio_attr |= 0x80;
4306 ssp_cmd.ssp_iu.efb_prio_attr |= (task->ssp_task.task_prio << 3);
4307 ssp_cmd.ssp_iu.efb_prio_attr |= (task->ssp_task.task_attr & 7);
4308 memcpy(ssp_cmd.ssp_iu.cdb, task->ssp_task.cmd->cmnd,
4309 task->ssp_task.cmd->cmd_len);
4310 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4311
4312 /* fill in PRD (scatter/gather) table, if any */
4313 if (task->num_scatter > 1) {
4314 pm8001_chip_make_sg(task->scatter, ccb->n_elem, ccb->buf_prd);
4315 phys_addr = ccb->ccb_dma_handle +
4316 offsetof(struct pm8001_ccb_info, buf_prd[0]);
4317 ssp_cmd.addr_low = cpu_to_le32(lower_32_bits(phys_addr));
4318 ssp_cmd.addr_high = cpu_to_le32(upper_32_bits(phys_addr));
4319 ssp_cmd.esgl = cpu_to_le32(1<<31);
4320 } else if (task->num_scatter == 1) {
4321 u64 dma_addr = sg_dma_address(task->scatter);
4322 ssp_cmd.addr_low = cpu_to_le32(lower_32_bits(dma_addr));
4323 ssp_cmd.addr_high = cpu_to_le32(upper_32_bits(dma_addr));
4324 ssp_cmd.len = cpu_to_le32(task->total_xfer_len);
4325 ssp_cmd.esgl = 0;
4326 } else if (task->num_scatter == 0) {
4327 ssp_cmd.addr_low = 0;
4328 ssp_cmd.addr_high = 0;
4329 ssp_cmd.len = cpu_to_le32(task->total_xfer_len);
4330 ssp_cmd.esgl = 0;
4331 }
4332 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &ssp_cmd, 0);
4333 return ret;
4334 }
4335
4336 static int pm8001_chip_sata_req(struct pm8001_hba_info *pm8001_ha,
4337 struct pm8001_ccb_info *ccb)
4338 {
4339 struct sas_task *task = ccb->task;
4340 struct domain_device *dev = task->dev;
4341 struct pm8001_device *pm8001_ha_dev = dev->lldd_dev;
4342 u32 tag = ccb->ccb_tag;
4343 int ret;
4344 struct sata_start_req sata_cmd;
4345 u32 hdr_tag, ncg_tag = 0;
4346 u64 phys_addr;
4347 u32 ATAP = 0x0;
4348 u32 dir;
4349 struct inbound_queue_table *circularQ;
4350 unsigned long flags;
4351 u32 opc = OPC_INB_SATA_HOST_OPSTART;
4352 memset(&sata_cmd, 0, sizeof(sata_cmd));
4353 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4354 if (task->data_dir == PCI_DMA_NONE) {
4355 ATAP = 0x04; /* no data*/
4356 PM8001_IO_DBG(pm8001_ha, pm8001_printk("no data\n"));
4357 } else if (likely(!task->ata_task.device_control_reg_update)) {
4358 if (task->ata_task.dma_xfer) {
4359 ATAP = 0x06; /* DMA */
4360 PM8001_IO_DBG(pm8001_ha, pm8001_printk("DMA\n"));
4361 } else {
4362 ATAP = 0x05; /* PIO*/
4363 PM8001_IO_DBG(pm8001_ha, pm8001_printk("PIO\n"));
4364 }
4365 if (task->ata_task.use_ncq &&
4366 dev->sata_dev.command_set != ATAPI_COMMAND_SET) {
4367 ATAP = 0x07; /* FPDMA */
4368 PM8001_IO_DBG(pm8001_ha, pm8001_printk("FPDMA\n"));
4369 }
4370 }
4371 if (task->ata_task.use_ncq && pm8001_get_ncq_tag(task, &hdr_tag)) {
4372 task->ata_task.fis.sector_count |= (u8) (hdr_tag << 3);
4373 ncg_tag = hdr_tag;
4374 }
4375 dir = data_dir_flags[task->data_dir] << 8;
4376 sata_cmd.tag = cpu_to_le32(tag);
4377 sata_cmd.device_id = cpu_to_le32(pm8001_ha_dev->device_id);
4378 sata_cmd.data_len = cpu_to_le32(task->total_xfer_len);
4379 sata_cmd.ncqtag_atap_dir_m =
4380 cpu_to_le32(((ncg_tag & 0xff)<<16)|((ATAP & 0x3f) << 10) | dir);
4381 sata_cmd.sata_fis = task->ata_task.fis;
4382 if (likely(!task->ata_task.device_control_reg_update))
4383 sata_cmd.sata_fis.flags |= 0x80;/* C=1: update ATA cmd reg */
4384 sata_cmd.sata_fis.flags &= 0xF0;/* PM_PORT field shall be 0 */
4385 /* fill in PRD (scatter/gather) table, if any */
4386 if (task->num_scatter > 1) {
4387 pm8001_chip_make_sg(task->scatter, ccb->n_elem, ccb->buf_prd);
4388 phys_addr = ccb->ccb_dma_handle +
4389 offsetof(struct pm8001_ccb_info, buf_prd[0]);
4390 sata_cmd.addr_low = lower_32_bits(phys_addr);
4391 sata_cmd.addr_high = upper_32_bits(phys_addr);
4392 sata_cmd.esgl = cpu_to_le32(1 << 31);
4393 } else if (task->num_scatter == 1) {
4394 u64 dma_addr = sg_dma_address(task->scatter);
4395 sata_cmd.addr_low = lower_32_bits(dma_addr);
4396 sata_cmd.addr_high = upper_32_bits(dma_addr);
4397 sata_cmd.len = cpu_to_le32(task->total_xfer_len);
4398 sata_cmd.esgl = 0;
4399 } else if (task->num_scatter == 0) {
4400 sata_cmd.addr_low = 0;
4401 sata_cmd.addr_high = 0;
4402 sata_cmd.len = cpu_to_le32(task->total_xfer_len);
4403 sata_cmd.esgl = 0;
4404 }
4405
4406 /* Check for read log for failed drive and return */
4407 if (sata_cmd.sata_fis.command == 0x2f) {
4408 if (((pm8001_ha_dev->id & NCQ_READ_LOG_FLAG) ||
4409 (pm8001_ha_dev->id & NCQ_ABORT_ALL_FLAG) ||
4410 (pm8001_ha_dev->id & NCQ_2ND_RLE_FLAG))) {
4411 struct task_status_struct *ts;
4412
4413 pm8001_ha_dev->id &= 0xDFFFFFFF;
4414 ts = &task->task_status;
4415
4416 spin_lock_irqsave(&task->task_state_lock, flags);
4417 ts->resp = SAS_TASK_COMPLETE;
4418 ts->stat = SAM_STAT_GOOD;
4419 task->task_state_flags &= ~SAS_TASK_STATE_PENDING;
4420 task->task_state_flags &= ~SAS_TASK_AT_INITIATOR;
4421 task->task_state_flags |= SAS_TASK_STATE_DONE;
4422 if (unlikely((task->task_state_flags &
4423 SAS_TASK_STATE_ABORTED))) {
4424 spin_unlock_irqrestore(&task->task_state_lock,
4425 flags);
4426 PM8001_FAIL_DBG(pm8001_ha,
4427 pm8001_printk("task 0x%p resp 0x%x "
4428 " stat 0x%x but aborted by upper layer "
4429 "\n", task, ts->resp, ts->stat));
4430 pm8001_ccb_task_free(pm8001_ha, task, ccb, tag);
4431 } else {
4432 spin_unlock_irqrestore(&task->task_state_lock,
4433 flags);
4434 pm8001_ccb_task_free_done(pm8001_ha, task,
4435 ccb, tag);
4436 return 0;
4437 }
4438 }
4439 }
4440
4441 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &sata_cmd, 0);
4442 return ret;
4443 }
4444
4445 /**
4446 * pm8001_chip_phy_start_req - start phy via PHY_START COMMAND
4447 * @pm8001_ha: our hba card information.
4448 * @num: the inbound queue number
4449 * @phy_id: the phy id which we wanted to start up.
4450 */
4451 static int
4452 pm8001_chip_phy_start_req(struct pm8001_hba_info *pm8001_ha, u8 phy_id)
4453 {
4454 struct phy_start_req payload;
4455 struct inbound_queue_table *circularQ;
4456 int ret;
4457 u32 tag = 0x01;
4458 u32 opcode = OPC_INB_PHYSTART;
4459 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4460 memset(&payload, 0, sizeof(payload));
4461 payload.tag = cpu_to_le32(tag);
4462 /*
4463 ** [0:7] PHY Identifier
4464 ** [8:11] link rate 1.5G, 3G, 6G
4465 ** [12:13] link mode 01b SAS mode; 10b SATA mode; 11b both
4466 ** [14] 0b disable spin up hold; 1b enable spin up hold
4467 */
4468 payload.ase_sh_lm_slr_phyid = cpu_to_le32(SPINHOLD_DISABLE |
4469 LINKMODE_AUTO | LINKRATE_15 |
4470 LINKRATE_30 | LINKRATE_60 | phy_id);
4471 payload.sas_identify.dev_type = SAS_END_DEVICE;
4472 payload.sas_identify.initiator_bits = SAS_PROTOCOL_ALL;
4473 memcpy(payload.sas_identify.sas_addr,
4474 pm8001_ha->sas_addr, SAS_ADDR_SIZE);
4475 payload.sas_identify.phy_id = phy_id;
4476 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opcode, &payload, 0);
4477 return ret;
4478 }
4479
4480 /**
4481 * pm8001_chip_phy_stop_req - start phy via PHY_STOP COMMAND
4482 * @pm8001_ha: our hba card information.
4483 * @num: the inbound queue number
4484 * @phy_id: the phy id which we wanted to start up.
4485 */
4486 int pm8001_chip_phy_stop_req(struct pm8001_hba_info *pm8001_ha,
4487 u8 phy_id)
4488 {
4489 struct phy_stop_req payload;
4490 struct inbound_queue_table *circularQ;
4491 int ret;
4492 u32 tag = 0x01;
4493 u32 opcode = OPC_INB_PHYSTOP;
4494 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4495 memset(&payload, 0, sizeof(payload));
4496 payload.tag = cpu_to_le32(tag);
4497 payload.phy_id = cpu_to_le32(phy_id);
4498 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opcode, &payload, 0);
4499 return ret;
4500 }
4501
4502 /**
4503 * see comments on pm8001_mpi_reg_resp.
4504 */
4505 static int pm8001_chip_reg_dev_req(struct pm8001_hba_info *pm8001_ha,
4506 struct pm8001_device *pm8001_dev, u32 flag)
4507 {
4508 struct reg_dev_req payload;
4509 u32 opc;
4510 u32 stp_sspsmp_sata = 0x4;
4511 struct inbound_queue_table *circularQ;
4512 u32 linkrate, phy_id;
4513 int rc, tag = 0xdeadbeef;
4514 struct pm8001_ccb_info *ccb;
4515 u8 retryFlag = 0x1;
4516 u16 firstBurstSize = 0;
4517 u16 ITNT = 2000;
4518 struct domain_device *dev = pm8001_dev->sas_device;
4519 struct domain_device *parent_dev = dev->parent;
4520 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4521
4522 memset(&payload, 0, sizeof(payload));
4523 rc = pm8001_tag_alloc(pm8001_ha, &tag);
4524 if (rc)
4525 return rc;
4526 ccb = &pm8001_ha->ccb_info[tag];
4527 ccb->device = pm8001_dev;
4528 ccb->ccb_tag = tag;
4529 payload.tag = cpu_to_le32(tag);
4530 if (flag == 1)
4531 stp_sspsmp_sata = 0x02; /*direct attached sata */
4532 else {
4533 if (pm8001_dev->dev_type == SAS_SATA_DEV)
4534 stp_sspsmp_sata = 0x00; /* stp*/
4535 else if (pm8001_dev->dev_type == SAS_END_DEVICE ||
4536 pm8001_dev->dev_type == SAS_EDGE_EXPANDER_DEVICE ||
4537 pm8001_dev->dev_type == SAS_FANOUT_EXPANDER_DEVICE)
4538 stp_sspsmp_sata = 0x01; /*ssp or smp*/
4539 }
4540 if (parent_dev && DEV_IS_EXPANDER(parent_dev->dev_type))
4541 phy_id = parent_dev->ex_dev.ex_phy->phy_id;
4542 else
4543 phy_id = pm8001_dev->attached_phy;
4544 opc = OPC_INB_REG_DEV;
4545 linkrate = (pm8001_dev->sas_device->linkrate < dev->port->linkrate) ?
4546 pm8001_dev->sas_device->linkrate : dev->port->linkrate;
4547 payload.phyid_portid =
4548 cpu_to_le32(((pm8001_dev->sas_device->port->id) & 0x0F) |
4549 ((phy_id & 0x0F) << 4));
4550 payload.dtype_dlr_retry = cpu_to_le32((retryFlag & 0x01) |
4551 ((linkrate & 0x0F) * 0x1000000) |
4552 ((stp_sspsmp_sata & 0x03) * 0x10000000));
4553 payload.firstburstsize_ITNexustimeout =
4554 cpu_to_le32(ITNT | (firstBurstSize * 0x10000));
4555 memcpy(payload.sas_addr, pm8001_dev->sas_device->sas_addr,
4556 SAS_ADDR_SIZE);
4557 rc = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
4558 return rc;
4559 }
4560
4561 /**
4562 * see comments on pm8001_mpi_reg_resp.
4563 */
4564 int pm8001_chip_dereg_dev_req(struct pm8001_hba_info *pm8001_ha,
4565 u32 device_id)
4566 {
4567 struct dereg_dev_req payload;
4568 u32 opc = OPC_INB_DEREG_DEV_HANDLE;
4569 int ret;
4570 struct inbound_queue_table *circularQ;
4571
4572 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4573 memset(&payload, 0, sizeof(payload));
4574 payload.tag = cpu_to_le32(1);
4575 payload.device_id = cpu_to_le32(device_id);
4576 PM8001_MSG_DBG(pm8001_ha,
4577 pm8001_printk("unregister device device_id = %d\n", device_id));
4578 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
4579 return ret;
4580 }
4581
4582 /**
4583 * pm8001_chip_phy_ctl_req - support the local phy operation
4584 * @pm8001_ha: our hba card information.
4585 * @num: the inbound queue number
4586 * @phy_id: the phy id which we wanted to operate
4587 * @phy_op:
4588 */
4589 static int pm8001_chip_phy_ctl_req(struct pm8001_hba_info *pm8001_ha,
4590 u32 phyId, u32 phy_op)
4591 {
4592 struct local_phy_ctl_req payload;
4593 struct inbound_queue_table *circularQ;
4594 int ret;
4595 u32 opc = OPC_INB_LOCAL_PHY_CONTROL;
4596 memset(&payload, 0, sizeof(payload));
4597 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4598 payload.tag = cpu_to_le32(1);
4599 payload.phyop_phyid =
4600 cpu_to_le32(((phy_op & 0xff) << 8) | (phyId & 0x0F));
4601 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
4602 return ret;
4603 }
4604
4605 static u32 pm8001_chip_is_our_interupt(struct pm8001_hba_info *pm8001_ha)
4606 {
4607 u32 value;
4608 #ifdef PM8001_USE_MSIX
4609 return 1;
4610 #endif
4611 value = pm8001_cr32(pm8001_ha, 0, MSGU_ODR);
4612 if (value)
4613 return 1;
4614 return 0;
4615
4616 }
4617
4618 /**
4619 * pm8001_chip_isr - PM8001 isr handler.
4620 * @pm8001_ha: our hba card information.
4621 * @irq: irq number.
4622 * @stat: stat.
4623 */
4624 static irqreturn_t
4625 pm8001_chip_isr(struct pm8001_hba_info *pm8001_ha, u8 vec)
4626 {
4627 pm8001_chip_interrupt_disable(pm8001_ha, vec);
4628 process_oq(pm8001_ha, vec);
4629 pm8001_chip_interrupt_enable(pm8001_ha, vec);
4630 return IRQ_HANDLED;
4631 }
4632
4633 static int send_task_abort(struct pm8001_hba_info *pm8001_ha, u32 opc,
4634 u32 dev_id, u8 flag, u32 task_tag, u32 cmd_tag)
4635 {
4636 struct task_abort_req task_abort;
4637 struct inbound_queue_table *circularQ;
4638 int ret;
4639 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4640 memset(&task_abort, 0, sizeof(task_abort));
4641 if (ABORT_SINGLE == (flag & ABORT_MASK)) {
4642 task_abort.abort_all = 0;
4643 task_abort.device_id = cpu_to_le32(dev_id);
4644 task_abort.tag_to_abort = cpu_to_le32(task_tag);
4645 task_abort.tag = cpu_to_le32(cmd_tag);
4646 } else if (ABORT_ALL == (flag & ABORT_MASK)) {
4647 task_abort.abort_all = cpu_to_le32(1);
4648 task_abort.device_id = cpu_to_le32(dev_id);
4649 task_abort.tag = cpu_to_le32(cmd_tag);
4650 }
4651 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &task_abort, 0);
4652 return ret;
4653 }
4654
4655 /**
4656 * pm8001_chip_abort_task - SAS abort task when error or exception happened.
4657 * @task: the task we wanted to aborted.
4658 * @flag: the abort flag.
4659 */
4660 int pm8001_chip_abort_task(struct pm8001_hba_info *pm8001_ha,
4661 struct pm8001_device *pm8001_dev, u8 flag, u32 task_tag, u32 cmd_tag)
4662 {
4663 u32 opc, device_id;
4664 int rc = TMF_RESP_FUNC_FAILED;
4665 PM8001_EH_DBG(pm8001_ha,
4666 pm8001_printk("cmd_tag = %x, abort task tag = 0x%x",
4667 cmd_tag, task_tag));
4668 if (pm8001_dev->dev_type == SAS_END_DEVICE)
4669 opc = OPC_INB_SSP_ABORT;
4670 else if (pm8001_dev->dev_type == SAS_SATA_DEV)
4671 opc = OPC_INB_SATA_ABORT;
4672 else
4673 opc = OPC_INB_SMP_ABORT;/* SMP */
4674 device_id = pm8001_dev->device_id;
4675 rc = send_task_abort(pm8001_ha, opc, device_id, flag,
4676 task_tag, cmd_tag);
4677 if (rc != TMF_RESP_FUNC_COMPLETE)
4678 PM8001_EH_DBG(pm8001_ha, pm8001_printk("rc= %d\n", rc));
4679 return rc;
4680 }
4681
4682 /**
4683 * pm8001_chip_ssp_tm_req - built the task management command.
4684 * @pm8001_ha: our hba card information.
4685 * @ccb: the ccb information.
4686 * @tmf: task management function.
4687 */
4688 int pm8001_chip_ssp_tm_req(struct pm8001_hba_info *pm8001_ha,
4689 struct pm8001_ccb_info *ccb, struct pm8001_tmf_task *tmf)
4690 {
4691 struct sas_task *task = ccb->task;
4692 struct domain_device *dev = task->dev;
4693 struct pm8001_device *pm8001_dev = dev->lldd_dev;
4694 u32 opc = OPC_INB_SSPINITMSTART;
4695 struct inbound_queue_table *circularQ;
4696 struct ssp_ini_tm_start_req sspTMCmd;
4697 int ret;
4698
4699 memset(&sspTMCmd, 0, sizeof(sspTMCmd));
4700 sspTMCmd.device_id = cpu_to_le32(pm8001_dev->device_id);
4701 sspTMCmd.relate_tag = cpu_to_le32(tmf->tag_of_task_to_be_managed);
4702 sspTMCmd.tmf = cpu_to_le32(tmf->tmf);
4703 memcpy(sspTMCmd.lun, task->ssp_task.LUN, 8);
4704 sspTMCmd.tag = cpu_to_le32(ccb->ccb_tag);
4705 if (pm8001_ha->chip_id != chip_8001)
4706 sspTMCmd.ds_ads_m = 0x08;
4707 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4708 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &sspTMCmd, 0);
4709 return ret;
4710 }
4711
4712 int pm8001_chip_get_nvmd_req(struct pm8001_hba_info *pm8001_ha,
4713 void *payload)
4714 {
4715 u32 opc = OPC_INB_GET_NVMD_DATA;
4716 u32 nvmd_type;
4717 int rc;
4718 u32 tag;
4719 struct pm8001_ccb_info *ccb;
4720 struct inbound_queue_table *circularQ;
4721 struct get_nvm_data_req nvmd_req;
4722 struct fw_control_ex *fw_control_context;
4723 struct pm8001_ioctl_payload *ioctl_payload = payload;
4724
4725 nvmd_type = ioctl_payload->minor_function;
4726 fw_control_context = kzalloc(sizeof(struct fw_control_ex), GFP_KERNEL);
4727 if (!fw_control_context)
4728 return -ENOMEM;
4729 fw_control_context->usrAddr = (u8 *)ioctl_payload->func_specific;
4730 fw_control_context->len = ioctl_payload->length;
4731 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4732 memset(&nvmd_req, 0, sizeof(nvmd_req));
4733 rc = pm8001_tag_alloc(pm8001_ha, &tag);
4734 if (rc) {
4735 kfree(fw_control_context);
4736 return rc;
4737 }
4738 ccb = &pm8001_ha->ccb_info[tag];
4739 ccb->ccb_tag = tag;
4740 ccb->fw_control_context = fw_control_context;
4741 nvmd_req.tag = cpu_to_le32(tag);
4742
4743 switch (nvmd_type) {
4744 case TWI_DEVICE: {
4745 u32 twi_addr, twi_page_size;
4746 twi_addr = 0xa8;
4747 twi_page_size = 2;
4748
4749 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | twi_addr << 16 |
4750 twi_page_size << 8 | TWI_DEVICE);
4751 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4752 nvmd_req.resp_addr_hi =
4753 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4754 nvmd_req.resp_addr_lo =
4755 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4756 break;
4757 }
4758 case C_SEEPROM: {
4759 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | C_SEEPROM);
4760 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4761 nvmd_req.resp_addr_hi =
4762 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4763 nvmd_req.resp_addr_lo =
4764 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4765 break;
4766 }
4767 case VPD_FLASH: {
4768 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | VPD_FLASH);
4769 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4770 nvmd_req.resp_addr_hi =
4771 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4772 nvmd_req.resp_addr_lo =
4773 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4774 break;
4775 }
4776 case EXPAN_ROM: {
4777 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | EXPAN_ROM);
4778 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4779 nvmd_req.resp_addr_hi =
4780 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4781 nvmd_req.resp_addr_lo =
4782 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4783 break;
4784 }
4785 case IOP_RDUMP: {
4786 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | IOP_RDUMP);
4787 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4788 nvmd_req.vpd_offset = cpu_to_le32(ioctl_payload->offset);
4789 nvmd_req.resp_addr_hi =
4790 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4791 nvmd_req.resp_addr_lo =
4792 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4793 break;
4794 }
4795 default:
4796 break;
4797 }
4798 rc = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &nvmd_req, 0);
4799 if (rc) {
4800 kfree(fw_control_context);
4801 pm8001_tag_free(pm8001_ha, tag);
4802 }
4803 return rc;
4804 }
4805
4806 int pm8001_chip_set_nvmd_req(struct pm8001_hba_info *pm8001_ha,
4807 void *payload)
4808 {
4809 u32 opc = OPC_INB_SET_NVMD_DATA;
4810 u32 nvmd_type;
4811 int rc;
4812 u32 tag;
4813 struct pm8001_ccb_info *ccb;
4814 struct inbound_queue_table *circularQ;
4815 struct set_nvm_data_req nvmd_req;
4816 struct fw_control_ex *fw_control_context;
4817 struct pm8001_ioctl_payload *ioctl_payload = payload;
4818
4819 nvmd_type = ioctl_payload->minor_function;
4820 fw_control_context = kzalloc(sizeof(struct fw_control_ex), GFP_KERNEL);
4821 if (!fw_control_context)
4822 return -ENOMEM;
4823 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4824 memcpy(pm8001_ha->memoryMap.region[NVMD].virt_ptr,
4825 &ioctl_payload->func_specific,
4826 ioctl_payload->length);
4827 memset(&nvmd_req, 0, sizeof(nvmd_req));
4828 rc = pm8001_tag_alloc(pm8001_ha, &tag);
4829 if (rc) {
4830 kfree(fw_control_context);
4831 return rc;
4832 }
4833 ccb = &pm8001_ha->ccb_info[tag];
4834 ccb->fw_control_context = fw_control_context;
4835 ccb->ccb_tag = tag;
4836 nvmd_req.tag = cpu_to_le32(tag);
4837 switch (nvmd_type) {
4838 case TWI_DEVICE: {
4839 u32 twi_addr, twi_page_size;
4840 twi_addr = 0xa8;
4841 twi_page_size = 2;
4842 nvmd_req.reserved[0] = cpu_to_le32(0xFEDCBA98);
4843 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | twi_addr << 16 |
4844 twi_page_size << 8 | TWI_DEVICE);
4845 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4846 nvmd_req.resp_addr_hi =
4847 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4848 nvmd_req.resp_addr_lo =
4849 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4850 break;
4851 }
4852 case C_SEEPROM:
4853 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | C_SEEPROM);
4854 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4855 nvmd_req.reserved[0] = cpu_to_le32(0xFEDCBA98);
4856 nvmd_req.resp_addr_hi =
4857 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4858 nvmd_req.resp_addr_lo =
4859 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4860 break;
4861 case VPD_FLASH:
4862 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | VPD_FLASH);
4863 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4864 nvmd_req.reserved[0] = cpu_to_le32(0xFEDCBA98);
4865 nvmd_req.resp_addr_hi =
4866 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4867 nvmd_req.resp_addr_lo =
4868 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4869 break;
4870 case EXPAN_ROM:
4871 nvmd_req.len_ir_vpdd = cpu_to_le32(IPMode | EXPAN_ROM);
4872 nvmd_req.resp_len = cpu_to_le32(ioctl_payload->length);
4873 nvmd_req.reserved[0] = cpu_to_le32(0xFEDCBA98);
4874 nvmd_req.resp_addr_hi =
4875 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_hi);
4876 nvmd_req.resp_addr_lo =
4877 cpu_to_le32(pm8001_ha->memoryMap.region[NVMD].phys_addr_lo);
4878 break;
4879 default:
4880 break;
4881 }
4882 rc = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &nvmd_req, 0);
4883 if (rc) {
4884 kfree(fw_control_context);
4885 pm8001_tag_free(pm8001_ha, tag);
4886 }
4887 return rc;
4888 }
4889
4890 /**
4891 * pm8001_chip_fw_flash_update_build - support the firmware update operation
4892 * @pm8001_ha: our hba card information.
4893 * @fw_flash_updata_info: firmware flash update param
4894 */
4895 int
4896 pm8001_chip_fw_flash_update_build(struct pm8001_hba_info *pm8001_ha,
4897 void *fw_flash_updata_info, u32 tag)
4898 {
4899 struct fw_flash_Update_req payload;
4900 struct fw_flash_updata_info *info;
4901 struct inbound_queue_table *circularQ;
4902 int ret;
4903 u32 opc = OPC_INB_FW_FLASH_UPDATE;
4904
4905 memset(&payload, 0, sizeof(struct fw_flash_Update_req));
4906 circularQ = &pm8001_ha->inbnd_q_tbl[0];
4907 info = fw_flash_updata_info;
4908 payload.tag = cpu_to_le32(tag);
4909 payload.cur_image_len = cpu_to_le32(info->cur_image_len);
4910 payload.cur_image_offset = cpu_to_le32(info->cur_image_offset);
4911 payload.total_image_len = cpu_to_le32(info->total_image_len);
4912 payload.len = info->sgl.im_len.len ;
4913 payload.sgl_addr_lo =
4914 cpu_to_le32(lower_32_bits(le64_to_cpu(info->sgl.addr)));
4915 payload.sgl_addr_hi =
4916 cpu_to_le32(upper_32_bits(le64_to_cpu(info->sgl.addr)));
4917 ret = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
4918 return ret;
4919 }
4920
4921 int
4922 pm8001_chip_fw_flash_update_req(struct pm8001_hba_info *pm8001_ha,
4923 void *payload)
4924 {
4925 struct fw_flash_updata_info flash_update_info;
4926 struct fw_control_info *fw_control;
4927 struct fw_control_ex *fw_control_context;
4928 int rc;
4929 u32 tag;
4930 struct pm8001_ccb_info *ccb;
4931 void *buffer = pm8001_ha->memoryMap.region[FW_FLASH].virt_ptr;
4932 dma_addr_t phys_addr = pm8001_ha->memoryMap.region[FW_FLASH].phys_addr;
4933 struct pm8001_ioctl_payload *ioctl_payload = payload;
4934
4935 fw_control_context = kzalloc(sizeof(struct fw_control_ex), GFP_KERNEL);
4936 if (!fw_control_context)
4937 return -ENOMEM;
4938 fw_control = (struct fw_control_info *)&ioctl_payload->func_specific;
4939 memcpy(buffer, fw_control->buffer, fw_control->len);
4940 flash_update_info.sgl.addr = cpu_to_le64(phys_addr);
4941 flash_update_info.sgl.im_len.len = cpu_to_le32(fw_control->len);
4942 flash_update_info.sgl.im_len.e = 0;
4943 flash_update_info.cur_image_offset = fw_control->offset;
4944 flash_update_info.cur_image_len = fw_control->len;
4945 flash_update_info.total_image_len = fw_control->size;
4946 fw_control_context->fw_control = fw_control;
4947 fw_control_context->virtAddr = buffer;
4948 fw_control_context->phys_addr = phys_addr;
4949 fw_control_context->len = fw_control->len;
4950 rc = pm8001_tag_alloc(pm8001_ha, &tag);
4951 if (rc) {
4952 kfree(fw_control_context);
4953 return rc;
4954 }
4955 ccb = &pm8001_ha->ccb_info[tag];
4956 ccb->fw_control_context = fw_control_context;
4957 ccb->ccb_tag = tag;
4958 rc = pm8001_chip_fw_flash_update_build(pm8001_ha, &flash_update_info,
4959 tag);
4960 return rc;
4961 }
4962
4963 ssize_t
4964 pm8001_get_gsm_dump(struct device *cdev, u32 length, char *buf)
4965 {
4966 u32 value, rem, offset = 0, bar = 0;
4967 u32 index, work_offset, dw_length;
4968 u32 shift_value, gsm_base, gsm_dump_offset;
4969 char *direct_data;
4970 struct Scsi_Host *shost = class_to_shost(cdev);
4971 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
4972 struct pm8001_hba_info *pm8001_ha = sha->lldd_ha;
4973
4974 direct_data = buf;
4975 gsm_dump_offset = pm8001_ha->fatal_forensic_shift_offset;
4976
4977 /* check max is 1 Mbytes */
4978 if ((length > 0x100000) || (gsm_dump_offset & 3) ||
4979 ((gsm_dump_offset + length) > 0x1000000))
4980 return -EINVAL;
4981
4982 if (pm8001_ha->chip_id == chip_8001)
4983 bar = 2;
4984 else
4985 bar = 1;
4986
4987 work_offset = gsm_dump_offset & 0xFFFF0000;
4988 offset = gsm_dump_offset & 0x0000FFFF;
4989 gsm_dump_offset = work_offset;
4990 /* adjust length to dword boundary */
4991 rem = length & 3;
4992 dw_length = length >> 2;
4993
4994 for (index = 0; index < dw_length; index++) {
4995 if ((work_offset + offset) & 0xFFFF0000) {
4996 if (pm8001_ha->chip_id == chip_8001)
4997 shift_value = ((gsm_dump_offset + offset) &
4998 SHIFT_REG_64K_MASK);
4999 else
5000 shift_value = (((gsm_dump_offset + offset) &
5001 SHIFT_REG_64K_MASK) >>
5002 SHIFT_REG_BIT_SHIFT);
5003
5004 if (pm8001_ha->chip_id == chip_8001) {
5005 gsm_base = GSM_BASE;
5006 if (-1 == pm8001_bar4_shift(pm8001_ha,
5007 (gsm_base + shift_value)))
5008 return -EIO;
5009 } else {
5010 gsm_base = 0;
5011 if (-1 == pm80xx_bar4_shift(pm8001_ha,
5012 (gsm_base + shift_value)))
5013 return -EIO;
5014 }
5015 gsm_dump_offset = (gsm_dump_offset + offset) &
5016 0xFFFF0000;
5017 work_offset = 0;
5018 offset = offset & 0x0000FFFF;
5019 }
5020 value = pm8001_cr32(pm8001_ha, bar, (work_offset + offset) &
5021 0x0000FFFF);
5022 direct_data += sprintf(direct_data, "%08x ", value);
5023 offset += 4;
5024 }
5025 if (rem != 0) {
5026 value = pm8001_cr32(pm8001_ha, bar, (work_offset + offset) &
5027 0x0000FFFF);
5028 /* xfr for non_dw */
5029 direct_data += sprintf(direct_data, "%08x ", value);
5030 }
5031 /* Shift back to BAR4 original address */
5032 if (-1 == pm8001_bar4_shift(pm8001_ha, 0))
5033 return -EIO;
5034 pm8001_ha->fatal_forensic_shift_offset += 1024;
5035
5036 if (pm8001_ha->fatal_forensic_shift_offset >= 0x100000)
5037 pm8001_ha->fatal_forensic_shift_offset = 0;
5038 return direct_data - buf;
5039 }
5040
5041 int
5042 pm8001_chip_set_dev_state_req(struct pm8001_hba_info *pm8001_ha,
5043 struct pm8001_device *pm8001_dev, u32 state)
5044 {
5045 struct set_dev_state_req payload;
5046 struct inbound_queue_table *circularQ;
5047 struct pm8001_ccb_info *ccb;
5048 int rc;
5049 u32 tag;
5050 u32 opc = OPC_INB_SET_DEVICE_STATE;
5051 memset(&payload, 0, sizeof(payload));
5052 rc = pm8001_tag_alloc(pm8001_ha, &tag);
5053 if (rc)
5054 return -1;
5055 ccb = &pm8001_ha->ccb_info[tag];
5056 ccb->ccb_tag = tag;
5057 ccb->device = pm8001_dev;
5058 circularQ = &pm8001_ha->inbnd_q_tbl[0];
5059 payload.tag = cpu_to_le32(tag);
5060 payload.device_id = cpu_to_le32(pm8001_dev->device_id);
5061 payload.nds = cpu_to_le32(state);
5062 rc = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
5063 return rc;
5064
5065 }
5066
5067 static int
5068 pm8001_chip_sas_re_initialization(struct pm8001_hba_info *pm8001_ha)
5069 {
5070 struct sas_re_initialization_req payload;
5071 struct inbound_queue_table *circularQ;
5072 struct pm8001_ccb_info *ccb;
5073 int rc;
5074 u32 tag;
5075 u32 opc = OPC_INB_SAS_RE_INITIALIZE;
5076 memset(&payload, 0, sizeof(payload));
5077 rc = pm8001_tag_alloc(pm8001_ha, &tag);
5078 if (rc)
5079 return -ENOMEM;
5080 ccb = &pm8001_ha->ccb_info[tag];
5081 ccb->ccb_tag = tag;
5082 circularQ = &pm8001_ha->inbnd_q_tbl[0];
5083 payload.tag = cpu_to_le32(tag);
5084 payload.SSAHOLT = cpu_to_le32(0xd << 25);
5085 payload.sata_hol_tmo = cpu_to_le32(80);
5086 payload.open_reject_cmdretries_data_retries = cpu_to_le32(0xff00ff);
5087 rc = pm8001_mpi_build_cmd(pm8001_ha, circularQ, opc, &payload, 0);
5088 if (rc)
5089 pm8001_tag_free(pm8001_ha, tag);
5090 return rc;
5091
5092 }
5093
5094 const struct pm8001_dispatch pm8001_8001_dispatch = {
5095 .name = "pmc8001",
5096 .chip_init = pm8001_chip_init,
5097 .chip_soft_rst = pm8001_chip_soft_rst,
5098 .chip_rst = pm8001_hw_chip_rst,
5099 .chip_iounmap = pm8001_chip_iounmap,
5100 .isr = pm8001_chip_isr,
5101 .is_our_interupt = pm8001_chip_is_our_interupt,
5102 .isr_process_oq = process_oq,
5103 .interrupt_enable = pm8001_chip_interrupt_enable,
5104 .interrupt_disable = pm8001_chip_interrupt_disable,
5105 .make_prd = pm8001_chip_make_sg,
5106 .smp_req = pm8001_chip_smp_req,
5107 .ssp_io_req = pm8001_chip_ssp_io_req,
5108 .sata_req = pm8001_chip_sata_req,
5109 .phy_start_req = pm8001_chip_phy_start_req,
5110 .phy_stop_req = pm8001_chip_phy_stop_req,
5111 .reg_dev_req = pm8001_chip_reg_dev_req,
5112 .dereg_dev_req = pm8001_chip_dereg_dev_req,
5113 .phy_ctl_req = pm8001_chip_phy_ctl_req,
5114 .task_abort = pm8001_chip_abort_task,
5115 .ssp_tm_req = pm8001_chip_ssp_tm_req,
5116 .get_nvmd_req = pm8001_chip_get_nvmd_req,
5117 .set_nvmd_req = pm8001_chip_set_nvmd_req,
5118 .fw_flash_update_req = pm8001_chip_fw_flash_update_req,
5119 .set_dev_state_req = pm8001_chip_set_dev_state_req,
5120 .sas_re_init_req = pm8001_chip_sas_re_initialization,
5121 };
Linux kernel - Deliverables
This page took 0.179985 seconds and 5 git commands to generate.