2 * PMC-Sierra SPC 8001 SAS/SATA based host adapters driver
4 * Copyright (c) 2008-2009 USI Co., Ltd.
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
40 #include <linux/slab.h>
41 #include "pm8001_sas.h"
42 #include "pm8001_hwi.h"
43 #include "pm8001_chips.h"
44 #include "pm8001_ctl.h"
47 * read_main_config_table - read the configure table and save it.
48 * @pm8001_ha: our hba card information
50 static void read_main_config_table(struct pm8001_hba_info
*pm8001_ha
)
52 void __iomem
*address
= pm8001_ha
->main_cfg_tbl_addr
;
53 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.signature
=
54 pm8001_mr32(address
, 0x00);
55 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.interface_rev
=
56 pm8001_mr32(address
, 0x04);
57 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.firmware_rev
=
58 pm8001_mr32(address
, 0x08);
59 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.max_out_io
=
60 pm8001_mr32(address
, 0x0C);
61 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.max_sgl
=
62 pm8001_mr32(address
, 0x10);
63 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.ctrl_cap_flag
=
64 pm8001_mr32(address
, 0x14);
65 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.gst_offset
=
66 pm8001_mr32(address
, 0x18);
67 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.inbound_queue_offset
=
68 pm8001_mr32(address
, MAIN_IBQ_OFFSET
);
69 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_queue_offset
=
70 pm8001_mr32(address
, MAIN_OBQ_OFFSET
);
71 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.hda_mode_flag
=
72 pm8001_mr32(address
, MAIN_HDA_FLAGS_OFFSET
);
74 /* read analog Setting offset from the configuration table */
75 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.anolog_setup_table_offset
=
76 pm8001_mr32(address
, MAIN_ANALOG_SETUP_OFFSET
);
78 /* read Error Dump Offset and Length */
79 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.fatal_err_dump_offset0
=
80 pm8001_mr32(address
, MAIN_FATAL_ERROR_RDUMP0_OFFSET
);
81 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.fatal_err_dump_length0
=
82 pm8001_mr32(address
, MAIN_FATAL_ERROR_RDUMP0_LENGTH
);
83 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.fatal_err_dump_offset1
=
84 pm8001_mr32(address
, MAIN_FATAL_ERROR_RDUMP1_OFFSET
);
85 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.fatal_err_dump_length1
=
86 pm8001_mr32(address
, MAIN_FATAL_ERROR_RDUMP1_LENGTH
);
90 * read_general_status_table - read the general status table and save it.
91 * @pm8001_ha: our hba card information
93 static void read_general_status_table(struct pm8001_hba_info
*pm8001_ha
)
95 void __iomem
*address
= pm8001_ha
->general_stat_tbl_addr
;
96 pm8001_ha
->gs_tbl
.pm8001_tbl
.gst_len_mpistate
=
97 pm8001_mr32(address
, 0x00);
98 pm8001_ha
->gs_tbl
.pm8001_tbl
.iq_freeze_state0
=
99 pm8001_mr32(address
, 0x04);
100 pm8001_ha
->gs_tbl
.pm8001_tbl
.iq_freeze_state1
=
101 pm8001_mr32(address
, 0x08);
102 pm8001_ha
->gs_tbl
.pm8001_tbl
.msgu_tcnt
=
103 pm8001_mr32(address
, 0x0C);
104 pm8001_ha
->gs_tbl
.pm8001_tbl
.iop_tcnt
=
105 pm8001_mr32(address
, 0x10);
106 pm8001_ha
->gs_tbl
.pm8001_tbl
.rsvd
=
107 pm8001_mr32(address
, 0x14);
108 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[0] =
109 pm8001_mr32(address
, 0x18);
110 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[1] =
111 pm8001_mr32(address
, 0x1C);
112 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[2] =
113 pm8001_mr32(address
, 0x20);
114 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[3] =
115 pm8001_mr32(address
, 0x24);
116 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[4] =
117 pm8001_mr32(address
, 0x28);
118 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[5] =
119 pm8001_mr32(address
, 0x2C);
120 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[6] =
121 pm8001_mr32(address
, 0x30);
122 pm8001_ha
->gs_tbl
.pm8001_tbl
.phy_state
[7] =
123 pm8001_mr32(address
, 0x34);
124 pm8001_ha
->gs_tbl
.pm8001_tbl
.gpio_input_val
=
125 pm8001_mr32(address
, 0x38);
126 pm8001_ha
->gs_tbl
.pm8001_tbl
.rsvd1
[0] =
127 pm8001_mr32(address
, 0x3C);
128 pm8001_ha
->gs_tbl
.pm8001_tbl
.rsvd1
[1] =
129 pm8001_mr32(address
, 0x40);
130 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[0] =
131 pm8001_mr32(address
, 0x44);
132 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[1] =
133 pm8001_mr32(address
, 0x48);
134 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[2] =
135 pm8001_mr32(address
, 0x4C);
136 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[3] =
137 pm8001_mr32(address
, 0x50);
138 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[4] =
139 pm8001_mr32(address
, 0x54);
140 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[5] =
141 pm8001_mr32(address
, 0x58);
142 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[6] =
143 pm8001_mr32(address
, 0x5C);
144 pm8001_ha
->gs_tbl
.pm8001_tbl
.recover_err_info
[7] =
145 pm8001_mr32(address
, 0x60);
149 * read_inbnd_queue_table - read the inbound queue table and save it.
150 * @pm8001_ha: our hba card information
152 static void read_inbnd_queue_table(struct pm8001_hba_info
*pm8001_ha
)
155 void __iomem
*address
= pm8001_ha
->inbnd_q_tbl_addr
;
156 for (i
= 0; i
< PM8001_MAX_INB_NUM
; i
++) {
157 u32 offset
= i
* 0x20;
158 pm8001_ha
->inbnd_q_tbl
[i
].pi_pci_bar
=
159 get_pci_bar_index(pm8001_mr32(address
, (offset
+ 0x14)));
160 pm8001_ha
->inbnd_q_tbl
[i
].pi_offset
=
161 pm8001_mr32(address
, (offset
+ 0x18));
166 * read_outbnd_queue_table - read the outbound queue table and save it.
167 * @pm8001_ha: our hba card information
169 static void read_outbnd_queue_table(struct pm8001_hba_info
*pm8001_ha
)
172 void __iomem
*address
= pm8001_ha
->outbnd_q_tbl_addr
;
173 for (i
= 0; i
< PM8001_MAX_OUTB_NUM
; i
++) {
174 u32 offset
= i
* 0x24;
175 pm8001_ha
->outbnd_q_tbl
[i
].ci_pci_bar
=
176 get_pci_bar_index(pm8001_mr32(address
, (offset
+ 0x14)));
177 pm8001_ha
->outbnd_q_tbl
[i
].ci_offset
=
178 pm8001_mr32(address
, (offset
+ 0x18));
183 * init_default_table_values - init the default table.
184 * @pm8001_ha: our hba card information
186 static void init_default_table_values(struct pm8001_hba_info
*pm8001_ha
)
189 u32 offsetib
, offsetob
;
190 void __iomem
*addressib
= pm8001_ha
->inbnd_q_tbl_addr
;
191 void __iomem
*addressob
= pm8001_ha
->outbnd_q_tbl_addr
;
193 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.inbound_q_nppd_hppd
= 0;
194 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_hw_event_pid0_3
= 0;
195 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_hw_event_pid4_7
= 0;
196 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_ncq_event_pid0_3
= 0;
197 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_ncq_event_pid4_7
= 0;
198 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_tgt_ITNexus_event_pid0_3
=
200 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_tgt_ITNexus_event_pid4_7
=
202 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_tgt_ssp_event_pid0_3
= 0;
203 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_tgt_ssp_event_pid4_7
= 0;
204 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_tgt_smp_event_pid0_3
= 0;
205 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_tgt_smp_event_pid4_7
= 0;
207 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.upper_event_log_addr
=
208 pm8001_ha
->memoryMap
.region
[AAP1
].phys_addr_hi
;
209 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.lower_event_log_addr
=
210 pm8001_ha
->memoryMap
.region
[AAP1
].phys_addr_lo
;
211 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.event_log_size
=
212 PM8001_EVENT_LOG_SIZE
;
213 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.event_log_option
= 0x01;
214 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.upper_iop_event_log_addr
=
215 pm8001_ha
->memoryMap
.region
[IOP
].phys_addr_hi
;
216 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.lower_iop_event_log_addr
=
217 pm8001_ha
->memoryMap
.region
[IOP
].phys_addr_lo
;
218 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.iop_event_log_size
=
219 PM8001_EVENT_LOG_SIZE
;
220 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.iop_event_log_option
= 0x01;
221 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.fatal_err_interrupt
= 0x01;
222 for (i
= 0; i
< PM8001_MAX_INB_NUM
; i
++) {
223 pm8001_ha
->inbnd_q_tbl
[i
].element_pri_size_cnt
=
224 PM8001_MPI_QUEUE
| (pm8001_ha
->iomb_size
<< 16) | (0x00<<30);
225 pm8001_ha
->inbnd_q_tbl
[i
].upper_base_addr
=
226 pm8001_ha
->memoryMap
.region
[IB
+ i
].phys_addr_hi
;
227 pm8001_ha
->inbnd_q_tbl
[i
].lower_base_addr
=
228 pm8001_ha
->memoryMap
.region
[IB
+ i
].phys_addr_lo
;
229 pm8001_ha
->inbnd_q_tbl
[i
].base_virt
=
230 (u8
*)pm8001_ha
->memoryMap
.region
[IB
+ i
].virt_ptr
;
231 pm8001_ha
->inbnd_q_tbl
[i
].total_length
=
232 pm8001_ha
->memoryMap
.region
[IB
+ i
].total_len
;
233 pm8001_ha
->inbnd_q_tbl
[i
].ci_upper_base_addr
=
234 pm8001_ha
->memoryMap
.region
[CI
+ i
].phys_addr_hi
;
235 pm8001_ha
->inbnd_q_tbl
[i
].ci_lower_base_addr
=
236 pm8001_ha
->memoryMap
.region
[CI
+ i
].phys_addr_lo
;
237 pm8001_ha
->inbnd_q_tbl
[i
].ci_virt
=
238 pm8001_ha
->memoryMap
.region
[CI
+ i
].virt_ptr
;
240 pm8001_ha
->inbnd_q_tbl
[i
].pi_pci_bar
=
241 get_pci_bar_index(pm8001_mr32(addressib
,
243 pm8001_ha
->inbnd_q_tbl
[i
].pi_offset
=
244 pm8001_mr32(addressib
, (offsetib
+ 0x18));
245 pm8001_ha
->inbnd_q_tbl
[i
].producer_idx
= 0;
246 pm8001_ha
->inbnd_q_tbl
[i
].consumer_index
= 0;
248 for (i
= 0; i
< PM8001_MAX_OUTB_NUM
; i
++) {
249 pm8001_ha
->outbnd_q_tbl
[i
].element_size_cnt
=
250 PM8001_MPI_QUEUE
| (pm8001_ha
->iomb_size
<< 16) | (0x01<<30);
251 pm8001_ha
->outbnd_q_tbl
[i
].upper_base_addr
=
252 pm8001_ha
->memoryMap
.region
[OB
+ i
].phys_addr_hi
;
253 pm8001_ha
->outbnd_q_tbl
[i
].lower_base_addr
=
254 pm8001_ha
->memoryMap
.region
[OB
+ i
].phys_addr_lo
;
255 pm8001_ha
->outbnd_q_tbl
[i
].base_virt
=
256 (u8
*)pm8001_ha
->memoryMap
.region
[OB
+ i
].virt_ptr
;
257 pm8001_ha
->outbnd_q_tbl
[i
].total_length
=
258 pm8001_ha
->memoryMap
.region
[OB
+ i
].total_len
;
259 pm8001_ha
->outbnd_q_tbl
[i
].pi_upper_base_addr
=
260 pm8001_ha
->memoryMap
.region
[PI
+ i
].phys_addr_hi
;
261 pm8001_ha
->outbnd_q_tbl
[i
].pi_lower_base_addr
=
262 pm8001_ha
->memoryMap
.region
[PI
+ i
].phys_addr_lo
;
263 pm8001_ha
->outbnd_q_tbl
[i
].interrup_vec_cnt_delay
=
264 0 | (10 << 16) | (i
<< 24);
265 pm8001_ha
->outbnd_q_tbl
[i
].pi_virt
=
266 pm8001_ha
->memoryMap
.region
[PI
+ i
].virt_ptr
;
268 pm8001_ha
->outbnd_q_tbl
[i
].ci_pci_bar
=
269 get_pci_bar_index(pm8001_mr32(addressob
,
271 pm8001_ha
->outbnd_q_tbl
[i
].ci_offset
=
272 pm8001_mr32(addressob
, (offsetob
+ 0x18));
273 pm8001_ha
->outbnd_q_tbl
[i
].consumer_idx
= 0;
274 pm8001_ha
->outbnd_q_tbl
[i
].producer_index
= 0;
279 * update_main_config_table - update the main default table to the HBA.
280 * @pm8001_ha: our hba card information
282 static void update_main_config_table(struct pm8001_hba_info
*pm8001_ha
)
284 void __iomem
*address
= pm8001_ha
->main_cfg_tbl_addr
;
285 pm8001_mw32(address
, 0x24,
286 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.inbound_q_nppd_hppd
);
287 pm8001_mw32(address
, 0x28,
288 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_hw_event_pid0_3
);
289 pm8001_mw32(address
, 0x2C,
290 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_hw_event_pid4_7
);
291 pm8001_mw32(address
, 0x30,
292 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_ncq_event_pid0_3
);
293 pm8001_mw32(address
, 0x34,
294 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.outbound_ncq_event_pid4_7
);
295 pm8001_mw32(address
, 0x38,
296 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.
297 outbound_tgt_ITNexus_event_pid0_3
);
298 pm8001_mw32(address
, 0x3C,
299 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.
300 outbound_tgt_ITNexus_event_pid4_7
);
301 pm8001_mw32(address
, 0x40,
302 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.
303 outbound_tgt_ssp_event_pid0_3
);
304 pm8001_mw32(address
, 0x44,
305 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.
306 outbound_tgt_ssp_event_pid4_7
);
307 pm8001_mw32(address
, 0x48,
308 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.
309 outbound_tgt_smp_event_pid0_3
);
310 pm8001_mw32(address
, 0x4C,
311 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.
312 outbound_tgt_smp_event_pid4_7
);
313 pm8001_mw32(address
, 0x50,
314 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.upper_event_log_addr
);
315 pm8001_mw32(address
, 0x54,
316 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.lower_event_log_addr
);
317 pm8001_mw32(address
, 0x58,
318 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.event_log_size
);
319 pm8001_mw32(address
, 0x5C,
320 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.event_log_option
);
321 pm8001_mw32(address
, 0x60,
322 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.upper_iop_event_log_addr
);
323 pm8001_mw32(address
, 0x64,
324 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.lower_iop_event_log_addr
);
325 pm8001_mw32(address
, 0x68,
326 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.iop_event_log_size
);
327 pm8001_mw32(address
, 0x6C,
328 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.iop_event_log_option
);
329 pm8001_mw32(address
, 0x70,
330 pm8001_ha
->main_cfg_tbl
.pm8001_tbl
.fatal_err_interrupt
);
334 * update_inbnd_queue_table - update the inbound queue table to the HBA.
335 * @pm8001_ha: our hba card information
337 static void update_inbnd_queue_table(struct pm8001_hba_info
*pm8001_ha
,
340 void __iomem
*address
= pm8001_ha
->inbnd_q_tbl_addr
;
341 u16 offset
= number
* 0x20;
342 pm8001_mw32(address
, offset
+ 0x00,
343 pm8001_ha
->inbnd_q_tbl
[number
].element_pri_size_cnt
);
344 pm8001_mw32(address
, offset
+ 0x04,
345 pm8001_ha
->inbnd_q_tbl
[number
].upper_base_addr
);
346 pm8001_mw32(address
, offset
+ 0x08,
347 pm8001_ha
->inbnd_q_tbl
[number
].lower_base_addr
);
348 pm8001_mw32(address
, offset
+ 0x0C,
349 pm8001_ha
->inbnd_q_tbl
[number
].ci_upper_base_addr
);
350 pm8001_mw32(address
, offset
+ 0x10,
351 pm8001_ha
->inbnd_q_tbl
[number
].ci_lower_base_addr
);
355 * update_outbnd_queue_table - update the outbound queue table to the HBA.
356 * @pm8001_ha: our hba card information
358 static void update_outbnd_queue_table(struct pm8001_hba_info
*pm8001_ha
,
361 void __iomem
*address
= pm8001_ha
->outbnd_q_tbl_addr
;
362 u16 offset
= number
* 0x24;
363 pm8001_mw32(address
, offset
+ 0x00,
364 pm8001_ha
->outbnd_q_tbl
[number
].element_size_cnt
);
365 pm8001_mw32(address
, offset
+ 0x04,
366 pm8001_ha
->outbnd_q_tbl
[number
].upper_base_addr
);
367 pm8001_mw32(address
, offset
+ 0x08,
368 pm8001_ha
->outbnd_q_tbl
[number
].lower_base_addr
);
369 pm8001_mw32(address
, offset
+ 0x0C,
370 pm8001_ha
->outbnd_q_tbl
[number
].pi_upper_base_addr
);
371 pm8001_mw32(address
, offset
+ 0x10,
372 pm8001_ha
->outbnd_q_tbl
[number
].pi_lower_base_addr
);
373 pm8001_mw32(address
, offset
+ 0x1C,
374 pm8001_ha
->outbnd_q_tbl
[number
].interrup_vec_cnt_delay
);
378 * pm8001_bar4_shift - function is called to shift BAR base address
379 * @pm8001_ha : our hba card infomation
380 * @shiftValue : shifting value in memory bar.
382 int pm8001_bar4_shift(struct pm8001_hba_info
*pm8001_ha
, u32 shiftValue
)
387 /* program the inbound AXI translation Lower Address */
388 pm8001_cw32(pm8001_ha
, 1, SPC_IBW_AXI_TRANSLATION_LOW
, shiftValue
);
390 /* confirm the setting is written */
391 start
= jiffies
+ HZ
; /* 1 sec */
393 regVal
= pm8001_cr32(pm8001_ha
, 1, SPC_IBW_AXI_TRANSLATION_LOW
);
394 } while ((regVal
!= shiftValue
) && time_before(jiffies
, start
));
396 if (regVal
!= shiftValue
) {
397 PM8001_INIT_DBG(pm8001_ha
,
398 pm8001_printk("TIMEOUT:SPC_IBW_AXI_TRANSLATION_LOW"
399 " = 0x%x\n", regVal
));
406 * mpi_set_phys_g3_with_ssc
407 * @pm8001_ha: our hba card information
408 * @SSCbit: set SSCbit to 0 to disable all phys ssc; 1 to enable all phys ssc.
410 static void mpi_set_phys_g3_with_ssc(struct pm8001_hba_info
*pm8001_ha
,
413 u32 value
, offset
, i
;
416 #define SAS2_SETTINGS_LOCAL_PHY_0_3_SHIFT_ADDR 0x00030000
417 #define SAS2_SETTINGS_LOCAL_PHY_4_7_SHIFT_ADDR 0x00040000
418 #define SAS2_SETTINGS_LOCAL_PHY_0_3_OFFSET 0x1074
419 #define SAS2_SETTINGS_LOCAL_PHY_4_7_OFFSET 0x1074
420 #define PHY_G3_WITHOUT_SSC_BIT_SHIFT 12
421 #define PHY_G3_WITH_SSC_BIT_SHIFT 13
422 #define SNW3_PHY_CAPABILITIES_PARITY 31
425 * Using shifted destination address 0x3_0000:0x1074 + 0x4000*N (N=0:3)
426 * Using shifted destination address 0x4_0000:0x1074 + 0x4000*(N-4) (N=4:7)
428 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
429 if (-1 == pm8001_bar4_shift(pm8001_ha
,
430 SAS2_SETTINGS_LOCAL_PHY_0_3_SHIFT_ADDR
)) {
431 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
435 for (i
= 0; i
< 4; i
++) {
436 offset
= SAS2_SETTINGS_LOCAL_PHY_0_3_OFFSET
+ 0x4000 * i
;
437 pm8001_cw32(pm8001_ha
, 2, offset
, 0x80001501);
439 /* shift membase 3 for SAS2_SETTINGS_LOCAL_PHY 4 - 7 */
440 if (-1 == pm8001_bar4_shift(pm8001_ha
,
441 SAS2_SETTINGS_LOCAL_PHY_4_7_SHIFT_ADDR
)) {
442 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
445 for (i
= 4; i
< 8; i
++) {
446 offset
= SAS2_SETTINGS_LOCAL_PHY_4_7_OFFSET
+ 0x4000 * (i
-4);
447 pm8001_cw32(pm8001_ha
, 2, offset
, 0x80001501);
449 /*************************************************************
450 Change the SSC upspreading value to 0x0 so that upspreading is disabled.
451 Device MABC SMOD0 Controls
452 Address: (via MEMBASE-III):
453 Using shifted destination address 0x0_0000: with Offset 0xD8
455 31:28 R/W Reserved Do not change
456 27:24 R/W SAS_SMOD_SPRDUP 0000
457 23:20 R/W SAS_SMOD_SPRDDN 0000
458 19:0 R/W Reserved Do not change
459 Upon power-up this register will read as 0x8990c016,
460 and I would like you to change the SAS_SMOD_SPRDUP bits to 0b0000
461 so that the written value will be 0x8090c016.
462 This will ensure only down-spreading SSC is enabled on the SPC.
463 *************************************************************/
464 value
= pm8001_cr32(pm8001_ha
, 2, 0xd8);
465 pm8001_cw32(pm8001_ha
, 2, 0xd8, 0x8000C016);
467 /*set the shifted destination address to 0x0 to avoid error operation */
468 pm8001_bar4_shift(pm8001_ha
, 0x0);
469 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
474 * mpi_set_open_retry_interval_reg
475 * @pm8001_ha: our hba card information
476 * @interval - interval time for each OPEN_REJECT (RETRY). The units are in 1us.
478 static void mpi_set_open_retry_interval_reg(struct pm8001_hba_info
*pm8001_ha
,
486 #define OPEN_RETRY_INTERVAL_PHY_0_3_SHIFT_ADDR 0x00030000
487 #define OPEN_RETRY_INTERVAL_PHY_4_7_SHIFT_ADDR 0x00040000
488 #define OPEN_RETRY_INTERVAL_PHY_0_3_OFFSET 0x30B4
489 #define OPEN_RETRY_INTERVAL_PHY_4_7_OFFSET 0x30B4
490 #define OPEN_RETRY_INTERVAL_REG_MASK 0x0000FFFF
492 value
= interval
& OPEN_RETRY_INTERVAL_REG_MASK
;
493 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
494 /* shift bar and set the OPEN_REJECT(RETRY) interval time of PHY 0 -3.*/
495 if (-1 == pm8001_bar4_shift(pm8001_ha
,
496 OPEN_RETRY_INTERVAL_PHY_0_3_SHIFT_ADDR
)) {
497 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
500 for (i
= 0; i
< 4; i
++) {
501 offset
= OPEN_RETRY_INTERVAL_PHY_0_3_OFFSET
+ 0x4000 * i
;
502 pm8001_cw32(pm8001_ha
, 2, offset
, value
);
505 if (-1 == pm8001_bar4_shift(pm8001_ha
,
506 OPEN_RETRY_INTERVAL_PHY_4_7_SHIFT_ADDR
)) {
507 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
510 for (i
= 4; i
< 8; i
++) {
511 offset
= OPEN_RETRY_INTERVAL_PHY_4_7_OFFSET
+ 0x4000 * (i
-4);
512 pm8001_cw32(pm8001_ha
, 2, offset
, value
);
514 /*set the shifted destination address to 0x0 to avoid error operation */
515 pm8001_bar4_shift(pm8001_ha
, 0x0);
516 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
521 * mpi_init_check - check firmware initialization status.
522 * @pm8001_ha: our hba card information
524 static int mpi_init_check(struct pm8001_hba_info
*pm8001_ha
)
528 u32 gst_len_mpistate
;
529 /* Write bit0=1 to Inbound DoorBell Register to tell the SPC FW the
531 pm8001_cw32(pm8001_ha
, 0, MSGU_IBDB_SET
, SPC_MSGU_CFG_TABLE_UPDATE
);
532 /* wait until Inbound DoorBell Clear Register toggled */
533 max_wait_count
= 1 * 1000 * 1000;/* 1 sec */
536 value
= pm8001_cr32(pm8001_ha
, 0, MSGU_IBDB_SET
);
537 value
&= SPC_MSGU_CFG_TABLE_UPDATE
;
538 } while ((value
!= 0) && (--max_wait_count
));
542 /* check the MPI-State for initialization */
544 pm8001_mr32(pm8001_ha
->general_stat_tbl_addr
,
545 GST_GSTLEN_MPIS_OFFSET
);
546 if (GST_MPI_STATE_INIT
!= (gst_len_mpistate
& GST_MPI_STATE_MASK
))
548 /* check MPI Initialization error */
549 gst_len_mpistate
= gst_len_mpistate
>> 16;
550 if (0x0000 != gst_len_mpistate
)
556 * check_fw_ready - The LLDD check if the FW is ready, if not, return error.
557 * @pm8001_ha: our hba card information
559 static int check_fw_ready(struct pm8001_hba_info
*pm8001_ha
)
563 /* check error state */
564 value
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_1
);
565 value1
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_2
);
566 /* check AAP error */
567 if (SCRATCH_PAD1_ERR
== (value
& SCRATCH_PAD_STATE_MASK
)) {
569 value
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_0
);
573 /* check IOP error */
574 if (SCRATCH_PAD2_ERR
== (value1
& SCRATCH_PAD_STATE_MASK
)) {
576 value1
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_3
);
580 /* bit 4-31 of scratch pad1 should be zeros if it is not
582 if (value
& SCRATCH_PAD1_STATE_MASK
) {
584 pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_0
);
588 /* bit 2, 4-31 of scratch pad2 should be zeros if it is not
590 if (value1
& SCRATCH_PAD2_STATE_MASK
) {
595 max_wait_count
= 1 * 1000 * 1000;/* 1 sec timeout */
597 /* wait until scratch pad 1 and 2 registers in ready state */
600 value
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_1
)
602 value1
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_2
)
604 if ((--max_wait_count
) == 0)
606 } while ((value
!= SCRATCH_PAD1_RDY
) || (value1
!= SCRATCH_PAD2_RDY
));
610 static void init_pci_device_addresses(struct pm8001_hba_info
*pm8001_ha
)
612 void __iomem
*base_addr
;
618 value
= pm8001_cr32(pm8001_ha
, 0, 0x44);
619 offset
= value
& 0x03FFFFFF;
620 PM8001_INIT_DBG(pm8001_ha
,
621 pm8001_printk("Scratchpad 0 Offset: %x\n", offset
));
622 pcilogic
= (value
& 0xFC000000) >> 26;
623 pcibar
= get_pci_bar_index(pcilogic
);
624 PM8001_INIT_DBG(pm8001_ha
,
625 pm8001_printk("Scratchpad 0 PCI BAR: %d\n", pcibar
));
626 pm8001_ha
->main_cfg_tbl_addr
= base_addr
=
627 pm8001_ha
->io_mem
[pcibar
].memvirtaddr
+ offset
;
628 pm8001_ha
->general_stat_tbl_addr
=
629 base_addr
+ pm8001_cr32(pm8001_ha
, pcibar
, offset
+ 0x18);
630 pm8001_ha
->inbnd_q_tbl_addr
=
631 base_addr
+ pm8001_cr32(pm8001_ha
, pcibar
, offset
+ 0x1C);
632 pm8001_ha
->outbnd_q_tbl_addr
=
633 base_addr
+ pm8001_cr32(pm8001_ha
, pcibar
, offset
+ 0x20);
637 * pm8001_chip_init - the main init function that initialize whole PM8001 chip.
638 * @pm8001_ha: our hba card information
640 static int pm8001_chip_init(struct pm8001_hba_info
*pm8001_ha
)
644 pci_read_config_word(pm8001_ha
->pdev
, PCI_DEVICE_ID
, &deviceid
);
645 /* 8081 controllers need BAR shift to access MPI space
646 * as this is shared with BIOS data */
647 if (deviceid
== 0x8081 || deviceid
== 0x0042) {
648 if (-1 == pm8001_bar4_shift(pm8001_ha
, GSM_SM_BASE
)) {
649 PM8001_FAIL_DBG(pm8001_ha
,
650 pm8001_printk("Shift Bar4 to 0x%x failed\n",
655 /* check the firmware status */
656 if (-1 == check_fw_ready(pm8001_ha
)) {
657 PM8001_FAIL_DBG(pm8001_ha
,
658 pm8001_printk("Firmware is not ready!\n"));
662 /* Initialize pci space address eg: mpi offset */
663 init_pci_device_addresses(pm8001_ha
);
664 init_default_table_values(pm8001_ha
);
665 read_main_config_table(pm8001_ha
);
666 read_general_status_table(pm8001_ha
);
667 read_inbnd_queue_table(pm8001_ha
);
668 read_outbnd_queue_table(pm8001_ha
);
669 /* update main config table ,inbound table and outbound table */
670 update_main_config_table(pm8001_ha
);
671 for (i
= 0; i
< PM8001_MAX_INB_NUM
; i
++)
672 update_inbnd_queue_table(pm8001_ha
, i
);
673 for (i
= 0; i
< PM8001_MAX_OUTB_NUM
; i
++)
674 update_outbnd_queue_table(pm8001_ha
, i
);
675 /* 8081 controller donot require these operations */
676 if (deviceid
!= 0x8081 && deviceid
!= 0x0042) {
677 mpi_set_phys_g3_with_ssc(pm8001_ha
, 0);
678 /* 7->130ms, 34->500ms, 119->1.5s */
679 mpi_set_open_retry_interval_reg(pm8001_ha
, 119);
681 /* notify firmware update finished and check initialization status */
682 if (0 == mpi_init_check(pm8001_ha
)) {
683 PM8001_INIT_DBG(pm8001_ha
,
684 pm8001_printk("MPI initialize successful!\n"));
687 /*This register is a 16-bit timer with a resolution of 1us. This is the
688 timer used for interrupt delay/coalescing in the PCIe Application Layer.
689 Zero is not a valid value. A value of 1 in the register will cause the
690 interrupts to be normal. A value greater than 1 will cause coalescing
692 pm8001_cw32(pm8001_ha
, 1, 0x0033c0, 0x1);
693 pm8001_cw32(pm8001_ha
, 1, 0x0033c4, 0x0);
697 static int mpi_uninit_check(struct pm8001_hba_info
*pm8001_ha
)
701 u32 gst_len_mpistate
;
703 pci_read_config_word(pm8001_ha
->pdev
, PCI_DEVICE_ID
, &deviceid
);
704 if (deviceid
== 0x8081 || deviceid
== 0x0042) {
705 if (-1 == pm8001_bar4_shift(pm8001_ha
, GSM_SM_BASE
)) {
706 PM8001_FAIL_DBG(pm8001_ha
,
707 pm8001_printk("Shift Bar4 to 0x%x failed\n",
712 init_pci_device_addresses(pm8001_ha
);
713 /* Write bit1=1 to Inbound DoorBell Register to tell the SPC FW the
715 pm8001_cw32(pm8001_ha
, 0, MSGU_IBDB_SET
, SPC_MSGU_CFG_TABLE_RESET
);
717 /* wait until Inbound DoorBell Clear Register toggled */
718 max_wait_count
= 1 * 1000 * 1000;/* 1 sec */
721 value
= pm8001_cr32(pm8001_ha
, 0, MSGU_IBDB_SET
);
722 value
&= SPC_MSGU_CFG_TABLE_RESET
;
723 } while ((value
!= 0) && (--max_wait_count
));
725 if (!max_wait_count
) {
726 PM8001_FAIL_DBG(pm8001_ha
,
727 pm8001_printk("TIMEOUT:IBDB value/=0x%x\n", value
));
731 /* check the MPI-State for termination in progress */
732 /* wait until Inbound DoorBell Clear Register toggled */
733 max_wait_count
= 1 * 1000 * 1000; /* 1 sec */
737 pm8001_mr32(pm8001_ha
->general_stat_tbl_addr
,
738 GST_GSTLEN_MPIS_OFFSET
);
739 if (GST_MPI_STATE_UNINIT
==
740 (gst_len_mpistate
& GST_MPI_STATE_MASK
))
742 } while (--max_wait_count
);
743 if (!max_wait_count
) {
744 PM8001_FAIL_DBG(pm8001_ha
,
745 pm8001_printk(" TIME OUT MPI State = 0x%x\n",
746 gst_len_mpistate
& GST_MPI_STATE_MASK
));
753 * soft_reset_ready_check - Function to check FW is ready for soft reset.
754 * @pm8001_ha: our hba card information
756 static u32
soft_reset_ready_check(struct pm8001_hba_info
*pm8001_ha
)
758 u32 regVal
, regVal1
, regVal2
;
759 if (mpi_uninit_check(pm8001_ha
) != 0) {
760 PM8001_FAIL_DBG(pm8001_ha
,
761 pm8001_printk("MPI state is not ready\n"));
764 /* read the scratch pad 2 register bit 2 */
765 regVal
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_2
)
766 & SCRATCH_PAD2_FWRDY_RST
;
767 if (regVal
== SCRATCH_PAD2_FWRDY_RST
) {
768 PM8001_INIT_DBG(pm8001_ha
,
769 pm8001_printk("Firmware is ready for reset .\n"));
772 /* Trigger NMI twice via RB6 */
773 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
774 if (-1 == pm8001_bar4_shift(pm8001_ha
, RB6_ACCESS_REG
)) {
775 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
776 PM8001_FAIL_DBG(pm8001_ha
,
777 pm8001_printk("Shift Bar4 to 0x%x failed\n",
781 pm8001_cw32(pm8001_ha
, 2, SPC_RB6_OFFSET
,
782 RB6_MAGIC_NUMBER_RST
);
783 pm8001_cw32(pm8001_ha
, 2, SPC_RB6_OFFSET
, RB6_MAGIC_NUMBER_RST
);
784 /* wait for 100 ms */
786 regVal
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_2
) &
787 SCRATCH_PAD2_FWRDY_RST
;
788 if (regVal
!= SCRATCH_PAD2_FWRDY_RST
) {
789 regVal1
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_1
);
790 regVal2
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_2
);
791 PM8001_FAIL_DBG(pm8001_ha
,
792 pm8001_printk("TIMEOUT:MSGU_SCRATCH_PAD1"
793 "=0x%x, MSGU_SCRATCH_PAD2=0x%x\n",
795 PM8001_FAIL_DBG(pm8001_ha
,
796 pm8001_printk("SCRATCH_PAD0 value = 0x%x\n",
797 pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_0
)));
798 PM8001_FAIL_DBG(pm8001_ha
,
799 pm8001_printk("SCRATCH_PAD3 value = 0x%x\n",
800 pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_3
)));
801 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
804 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
810 * pm8001_chip_soft_rst - soft reset the PM8001 chip, so that the clear all
811 * the FW register status to the originated status.
812 * @pm8001_ha: our hba card information
815 pm8001_chip_soft_rst(struct pm8001_hba_info
*pm8001_ha
)
817 u32 regVal
, toggleVal
;
819 u32 regVal1
, regVal2
, regVal3
;
820 u32 signature
= 0x252acbcd; /* for host scratch pad0 */
823 /* step1: Check FW is ready for soft reset */
824 if (soft_reset_ready_check(pm8001_ha
) != 0) {
825 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("FW is not ready\n"));
829 /* step 2: clear NMI status register on AAP1 and IOP, write the same
831 /* map 0x60000 to BAR4(0x20), BAR2(win) */
832 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
833 if (-1 == pm8001_bar4_shift(pm8001_ha
, MBIC_AAP1_ADDR_BASE
)) {
834 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
835 PM8001_FAIL_DBG(pm8001_ha
,
836 pm8001_printk("Shift Bar4 to 0x%x failed\n",
837 MBIC_AAP1_ADDR_BASE
));
840 regVal
= pm8001_cr32(pm8001_ha
, 2, MBIC_NMI_ENABLE_VPE0_IOP
);
841 PM8001_INIT_DBG(pm8001_ha
,
842 pm8001_printk("MBIC - NMI Enable VPE0 (IOP)= 0x%x\n", regVal
));
843 pm8001_cw32(pm8001_ha
, 2, MBIC_NMI_ENABLE_VPE0_IOP
, 0x0);
844 /* map 0x70000 to BAR4(0x20), BAR2(win) */
845 if (-1 == pm8001_bar4_shift(pm8001_ha
, MBIC_IOP_ADDR_BASE
)) {
846 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
847 PM8001_FAIL_DBG(pm8001_ha
,
848 pm8001_printk("Shift Bar4 to 0x%x failed\n",
849 MBIC_IOP_ADDR_BASE
));
852 regVal
= pm8001_cr32(pm8001_ha
, 2, MBIC_NMI_ENABLE_VPE0_AAP1
);
853 PM8001_INIT_DBG(pm8001_ha
,
854 pm8001_printk("MBIC - NMI Enable VPE0 (AAP1)= 0x%x\n", regVal
));
855 pm8001_cw32(pm8001_ha
, 2, MBIC_NMI_ENABLE_VPE0_AAP1
, 0x0);
857 regVal
= pm8001_cr32(pm8001_ha
, 1, PCIE_EVENT_INTERRUPT_ENABLE
);
858 PM8001_INIT_DBG(pm8001_ha
,
859 pm8001_printk("PCIE -Event Interrupt Enable = 0x%x\n", regVal
));
860 pm8001_cw32(pm8001_ha
, 1, PCIE_EVENT_INTERRUPT_ENABLE
, 0x0);
862 regVal
= pm8001_cr32(pm8001_ha
, 1, PCIE_EVENT_INTERRUPT
);
863 PM8001_INIT_DBG(pm8001_ha
,
864 pm8001_printk("PCIE - Event Interrupt = 0x%x\n", regVal
));
865 pm8001_cw32(pm8001_ha
, 1, PCIE_EVENT_INTERRUPT
, regVal
);
867 regVal
= pm8001_cr32(pm8001_ha
, 1, PCIE_ERROR_INTERRUPT_ENABLE
);
868 PM8001_INIT_DBG(pm8001_ha
,
869 pm8001_printk("PCIE -Error Interrupt Enable = 0x%x\n", regVal
));
870 pm8001_cw32(pm8001_ha
, 1, PCIE_ERROR_INTERRUPT_ENABLE
, 0x0);
872 regVal
= pm8001_cr32(pm8001_ha
, 1, PCIE_ERROR_INTERRUPT
);
873 PM8001_INIT_DBG(pm8001_ha
,
874 pm8001_printk("PCIE - Error Interrupt = 0x%x\n", regVal
));
875 pm8001_cw32(pm8001_ha
, 1, PCIE_ERROR_INTERRUPT
, regVal
);
877 /* read the scratch pad 1 register bit 2 */
878 regVal
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_1
)
880 toggleVal
= regVal
^ SCRATCH_PAD1_RST
;
882 /* set signature in host scratch pad0 register to tell SPC that the
883 host performs the soft reset */
884 pm8001_cw32(pm8001_ha
, 0, MSGU_HOST_SCRATCH_PAD_0
, signature
);
886 /* read required registers for confirmming */
887 /* map 0x0700000 to BAR4(0x20), BAR2(win) */
888 if (-1 == pm8001_bar4_shift(pm8001_ha
, GSM_ADDR_BASE
)) {
889 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
890 PM8001_FAIL_DBG(pm8001_ha
,
891 pm8001_printk("Shift Bar4 to 0x%x failed\n",
895 PM8001_INIT_DBG(pm8001_ha
,
896 pm8001_printk("GSM 0x0(0x00007b88)-GSM Configuration and"
898 pm8001_cr32(pm8001_ha
, 2, GSM_CONFIG_RESET
)));
900 /* step 3: host read GSM Configuration and Reset register */
901 regVal
= pm8001_cr32(pm8001_ha
, 2, GSM_CONFIG_RESET
);
902 /* Put those bits to low */
903 /* GSM XCBI offset = 0x70 0000
904 0x00 Bit 13 COM_SLV_SW_RSTB 1
905 0x00 Bit 12 QSSP_SW_RSTB 1
906 0x00 Bit 11 RAAE_SW_RSTB 1
907 0x00 Bit 9 RB_1_SW_RSTB 1
908 0x00 Bit 8 SM_SW_RSTB 1
910 regVal
&= ~(0x00003b00);
911 /* host write GSM Configuration and Reset register */
912 pm8001_cw32(pm8001_ha
, 2, GSM_CONFIG_RESET
, regVal
);
913 PM8001_INIT_DBG(pm8001_ha
,
914 pm8001_printk("GSM 0x0 (0x00007b88 ==> 0x00004088) - GSM "
915 "Configuration and Reset is set to = 0x%x\n",
916 pm8001_cr32(pm8001_ha
, 2, GSM_CONFIG_RESET
)));
919 /* disable GSM - Read Address Parity Check */
920 regVal1
= pm8001_cr32(pm8001_ha
, 2, GSM_READ_ADDR_PARITY_CHECK
);
921 PM8001_INIT_DBG(pm8001_ha
,
922 pm8001_printk("GSM 0x700038 - Read Address Parity Check "
923 "Enable = 0x%x\n", regVal1
));
924 pm8001_cw32(pm8001_ha
, 2, GSM_READ_ADDR_PARITY_CHECK
, 0x0);
925 PM8001_INIT_DBG(pm8001_ha
,
926 pm8001_printk("GSM 0x700038 - Read Address Parity Check Enable"
927 "is set to = 0x%x\n",
928 pm8001_cr32(pm8001_ha
, 2, GSM_READ_ADDR_PARITY_CHECK
)));
930 /* disable GSM - Write Address Parity Check */
931 regVal2
= pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_ADDR_PARITY_CHECK
);
932 PM8001_INIT_DBG(pm8001_ha
,
933 pm8001_printk("GSM 0x700040 - Write Address Parity Check"
934 " Enable = 0x%x\n", regVal2
));
935 pm8001_cw32(pm8001_ha
, 2, GSM_WRITE_ADDR_PARITY_CHECK
, 0x0);
936 PM8001_INIT_DBG(pm8001_ha
,
937 pm8001_printk("GSM 0x700040 - Write Address Parity Check "
938 "Enable is set to = 0x%x\n",
939 pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_ADDR_PARITY_CHECK
)));
941 /* disable GSM - Write Data Parity Check */
942 regVal3
= pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_DATA_PARITY_CHECK
);
943 PM8001_INIT_DBG(pm8001_ha
,
944 pm8001_printk("GSM 0x300048 - Write Data Parity Check"
945 " Enable = 0x%x\n", regVal3
));
946 pm8001_cw32(pm8001_ha
, 2, GSM_WRITE_DATA_PARITY_CHECK
, 0x0);
947 PM8001_INIT_DBG(pm8001_ha
,
948 pm8001_printk("GSM 0x300048 - Write Data Parity Check Enable"
949 "is set to = 0x%x\n",
950 pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_DATA_PARITY_CHECK
)));
952 /* step 5: delay 10 usec */
954 /* step 5-b: set GPIO-0 output control to tristate anyway */
955 if (-1 == pm8001_bar4_shift(pm8001_ha
, GPIO_ADDR_BASE
)) {
956 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
957 PM8001_INIT_DBG(pm8001_ha
,
958 pm8001_printk("Shift Bar4 to 0x%x failed\n",
962 regVal
= pm8001_cr32(pm8001_ha
, 2, GPIO_GPIO_0_0UTPUT_CTL_OFFSET
);
963 PM8001_INIT_DBG(pm8001_ha
,
964 pm8001_printk("GPIO Output Control Register:"
965 " = 0x%x\n", regVal
));
966 /* set GPIO-0 output control to tri-state */
967 regVal
&= 0xFFFFFFFC;
968 pm8001_cw32(pm8001_ha
, 2, GPIO_GPIO_0_0UTPUT_CTL_OFFSET
, regVal
);
970 /* Step 6: Reset the IOP and AAP1 */
971 /* map 0x00000 to BAR4(0x20), BAR2(win) */
972 if (-1 == pm8001_bar4_shift(pm8001_ha
, SPC_TOP_LEVEL_ADDR_BASE
)) {
973 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
974 PM8001_FAIL_DBG(pm8001_ha
,
975 pm8001_printk("SPC Shift Bar4 to 0x%x failed\n",
976 SPC_TOP_LEVEL_ADDR_BASE
));
979 regVal
= pm8001_cr32(pm8001_ha
, 2, SPC_REG_RESET
);
980 PM8001_INIT_DBG(pm8001_ha
,
981 pm8001_printk("Top Register before resetting IOP/AAP1"
982 ":= 0x%x\n", regVal
));
983 regVal
&= ~(SPC_REG_RESET_PCS_IOP_SS
| SPC_REG_RESET_PCS_AAP1_SS
);
984 pm8001_cw32(pm8001_ha
, 2, SPC_REG_RESET
, regVal
);
986 /* step 7: Reset the BDMA/OSSP */
987 regVal
= pm8001_cr32(pm8001_ha
, 2, SPC_REG_RESET
);
988 PM8001_INIT_DBG(pm8001_ha
,
989 pm8001_printk("Top Register before resetting BDMA/OSSP"
990 ": = 0x%x\n", regVal
));
991 regVal
&= ~(SPC_REG_RESET_BDMA_CORE
| SPC_REG_RESET_OSSP
);
992 pm8001_cw32(pm8001_ha
, 2, SPC_REG_RESET
, regVal
);
994 /* step 8: delay 10 usec */
997 /* step 9: bring the BDMA and OSSP out of reset */
998 regVal
= pm8001_cr32(pm8001_ha
, 2, SPC_REG_RESET
);
999 PM8001_INIT_DBG(pm8001_ha
,
1000 pm8001_printk("Top Register before bringing up BDMA/OSSP"
1001 ":= 0x%x\n", regVal
));
1002 regVal
|= (SPC_REG_RESET_BDMA_CORE
| SPC_REG_RESET_OSSP
);
1003 pm8001_cw32(pm8001_ha
, 2, SPC_REG_RESET
, regVal
);
1005 /* step 10: delay 10 usec */
1008 /* step 11: reads and sets the GSM Configuration and Reset Register */
1009 /* map 0x0700000 to BAR4(0x20), BAR2(win) */
1010 if (-1 == pm8001_bar4_shift(pm8001_ha
, GSM_ADDR_BASE
)) {
1011 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1012 PM8001_FAIL_DBG(pm8001_ha
,
1013 pm8001_printk("SPC Shift Bar4 to 0x%x failed\n",
1017 PM8001_INIT_DBG(pm8001_ha
,
1018 pm8001_printk("GSM 0x0 (0x00007b88)-GSM Configuration and "
1019 "Reset = 0x%x\n", pm8001_cr32(pm8001_ha
, 2, GSM_CONFIG_RESET
)));
1020 regVal
= pm8001_cr32(pm8001_ha
, 2, GSM_CONFIG_RESET
);
1021 /* Put those bits to high */
1022 /* GSM XCBI offset = 0x70 0000
1023 0x00 Bit 13 COM_SLV_SW_RSTB 1
1024 0x00 Bit 12 QSSP_SW_RSTB 1
1025 0x00 Bit 11 RAAE_SW_RSTB 1
1026 0x00 Bit 9 RB_1_SW_RSTB 1
1027 0x00 Bit 8 SM_SW_RSTB 1
1029 regVal
|= (GSM_CONFIG_RESET_VALUE
);
1030 pm8001_cw32(pm8001_ha
, 2, GSM_CONFIG_RESET
, regVal
);
1031 PM8001_INIT_DBG(pm8001_ha
,
1032 pm8001_printk("GSM (0x00004088 ==> 0x00007b88) - GSM"
1033 " Configuration and Reset is set to = 0x%x\n",
1034 pm8001_cr32(pm8001_ha
, 2, GSM_CONFIG_RESET
)));
1036 /* step 12: Restore GSM - Read Address Parity Check */
1037 regVal
= pm8001_cr32(pm8001_ha
, 2, GSM_READ_ADDR_PARITY_CHECK
);
1038 /* just for debugging */
1039 PM8001_INIT_DBG(pm8001_ha
,
1040 pm8001_printk("GSM 0x700038 - Read Address Parity Check Enable"
1041 " = 0x%x\n", regVal
));
1042 pm8001_cw32(pm8001_ha
, 2, GSM_READ_ADDR_PARITY_CHECK
, regVal1
);
1043 PM8001_INIT_DBG(pm8001_ha
,
1044 pm8001_printk("GSM 0x700038 - Read Address Parity"
1045 " Check Enable is set to = 0x%x\n",
1046 pm8001_cr32(pm8001_ha
, 2, GSM_READ_ADDR_PARITY_CHECK
)));
1047 /* Restore GSM - Write Address Parity Check */
1048 regVal
= pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_ADDR_PARITY_CHECK
);
1049 pm8001_cw32(pm8001_ha
, 2, GSM_WRITE_ADDR_PARITY_CHECK
, regVal2
);
1050 PM8001_INIT_DBG(pm8001_ha
,
1051 pm8001_printk("GSM 0x700040 - Write Address Parity Check"
1052 " Enable is set to = 0x%x\n",
1053 pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_ADDR_PARITY_CHECK
)));
1054 /* Restore GSM - Write Data Parity Check */
1055 regVal
= pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_DATA_PARITY_CHECK
);
1056 pm8001_cw32(pm8001_ha
, 2, GSM_WRITE_DATA_PARITY_CHECK
, regVal3
);
1057 PM8001_INIT_DBG(pm8001_ha
,
1058 pm8001_printk("GSM 0x700048 - Write Data Parity Check Enable"
1059 "is set to = 0x%x\n",
1060 pm8001_cr32(pm8001_ha
, 2, GSM_WRITE_DATA_PARITY_CHECK
)));
1062 /* step 13: bring the IOP and AAP1 out of reset */
1063 /* map 0x00000 to BAR4(0x20), BAR2(win) */
1064 if (-1 == pm8001_bar4_shift(pm8001_ha
, SPC_TOP_LEVEL_ADDR_BASE
)) {
1065 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1066 PM8001_FAIL_DBG(pm8001_ha
,
1067 pm8001_printk("Shift Bar4 to 0x%x failed\n",
1068 SPC_TOP_LEVEL_ADDR_BASE
));
1071 regVal
= pm8001_cr32(pm8001_ha
, 2, SPC_REG_RESET
);
1072 regVal
|= (SPC_REG_RESET_PCS_IOP_SS
| SPC_REG_RESET_PCS_AAP1_SS
);
1073 pm8001_cw32(pm8001_ha
, 2, SPC_REG_RESET
, regVal
);
1075 /* step 14: delay 10 usec - Normal Mode */
1077 /* check Soft Reset Normal mode or Soft Reset HDA mode */
1078 if (signature
== SPC_SOFT_RESET_SIGNATURE
) {
1079 /* step 15 (Normal Mode): wait until scratch pad1 register
1081 max_wait_count
= 2 * 1000 * 1000;/* 2 sec */
1084 regVal
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_1
) &
1086 } while ((regVal
!= toggleVal
) && (--max_wait_count
));
1088 if (!max_wait_count
) {
1089 regVal
= pm8001_cr32(pm8001_ha
, 0,
1090 MSGU_SCRATCH_PAD_1
);
1091 PM8001_FAIL_DBG(pm8001_ha
,
1092 pm8001_printk("TIMEOUT : ToggleVal 0x%x,"
1093 "MSGU_SCRATCH_PAD1 = 0x%x\n",
1094 toggleVal
, regVal
));
1095 PM8001_FAIL_DBG(pm8001_ha
,
1096 pm8001_printk("SCRATCH_PAD0 value = 0x%x\n",
1097 pm8001_cr32(pm8001_ha
, 0,
1098 MSGU_SCRATCH_PAD_0
)));
1099 PM8001_FAIL_DBG(pm8001_ha
,
1100 pm8001_printk("SCRATCH_PAD2 value = 0x%x\n",
1101 pm8001_cr32(pm8001_ha
, 0,
1102 MSGU_SCRATCH_PAD_2
)));
1103 PM8001_FAIL_DBG(pm8001_ha
,
1104 pm8001_printk("SCRATCH_PAD3 value = 0x%x\n",
1105 pm8001_cr32(pm8001_ha
, 0,
1106 MSGU_SCRATCH_PAD_3
)));
1107 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1111 /* step 16 (Normal) - Clear ODMR and ODCR */
1112 pm8001_cw32(pm8001_ha
, 0, MSGU_ODCR
, ODCR_CLEAR_ALL
);
1113 pm8001_cw32(pm8001_ha
, 0, MSGU_ODMR
, ODMR_CLEAR_ALL
);
1115 /* step 17 (Normal Mode): wait for the FW and IOP to get
1116 ready - 1 sec timeout */
1117 /* Wait for the SPC Configuration Table to be ready */
1118 if (check_fw_ready(pm8001_ha
) == -1) {
1119 regVal
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_1
);
1120 /* return error if MPI Configuration Table not ready */
1121 PM8001_INIT_DBG(pm8001_ha
,
1122 pm8001_printk("FW not ready SCRATCH_PAD1"
1123 " = 0x%x\n", regVal
));
1124 regVal
= pm8001_cr32(pm8001_ha
, 0, MSGU_SCRATCH_PAD_2
);
1125 /* return error if MPI Configuration Table not ready */
1126 PM8001_INIT_DBG(pm8001_ha
,
1127 pm8001_printk("FW not ready SCRATCH_PAD2"
1128 " = 0x%x\n", regVal
));
1129 PM8001_INIT_DBG(pm8001_ha
,
1130 pm8001_printk("SCRATCH_PAD0 value = 0x%x\n",
1131 pm8001_cr32(pm8001_ha
, 0,
1132 MSGU_SCRATCH_PAD_0
)));
1133 PM8001_INIT_DBG(pm8001_ha
,
1134 pm8001_printk("SCRATCH_PAD3 value = 0x%x\n",
1135 pm8001_cr32(pm8001_ha
, 0,
1136 MSGU_SCRATCH_PAD_3
)));
1137 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1141 pm8001_bar4_shift(pm8001_ha
, 0);
1142 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1144 PM8001_INIT_DBG(pm8001_ha
,
1145 pm8001_printk("SPC soft reset Complete\n"));
1149 static void pm8001_hw_chip_rst(struct pm8001_hba_info
*pm8001_ha
)
1153 PM8001_INIT_DBG(pm8001_ha
,
1154 pm8001_printk("chip reset start\n"));
1156 /* do SPC chip reset. */
1157 regVal
= pm8001_cr32(pm8001_ha
, 1, SPC_REG_RESET
);
1158 regVal
&= ~(SPC_REG_RESET_DEVICE
);
1159 pm8001_cw32(pm8001_ha
, 1, SPC_REG_RESET
, regVal
);
1164 /* bring chip reset out of reset */
1165 regVal
= pm8001_cr32(pm8001_ha
, 1, SPC_REG_RESET
);
1166 regVal
|= SPC_REG_RESET_DEVICE
;
1167 pm8001_cw32(pm8001_ha
, 1, SPC_REG_RESET
, regVal
);
1172 /* wait for 20 msec until the firmware gets reloaded */
1176 } while ((--i
) != 0);
1178 PM8001_INIT_DBG(pm8001_ha
,
1179 pm8001_printk("chip reset finished\n"));
1183 * pm8001_chip_iounmap - which maped when initialized.
1184 * @pm8001_ha: our hba card information
1186 void pm8001_chip_iounmap(struct pm8001_hba_info
*pm8001_ha
)
1188 s8 bar
, logical
= 0;
1189 for (bar
= 0; bar
< 6; bar
++) {
1191 ** logical BARs for SPC:
1192 ** bar 0 and 1 - logical BAR0
1193 ** bar 2 and 3 - logical BAR1
1194 ** bar4 - logical BAR2
1195 ** bar5 - logical BAR3
1196 ** Skip the appropriate assignments:
1198 if ((bar
== 1) || (bar
== 3))
1200 if (pm8001_ha
->io_mem
[logical
].memvirtaddr
) {
1201 iounmap(pm8001_ha
->io_mem
[logical
].memvirtaddr
);
1208 * pm8001_chip_interrupt_enable - enable PM8001 chip interrupt
1209 * @pm8001_ha: our hba card information
1212 pm8001_chip_intx_interrupt_enable(struct pm8001_hba_info
*pm8001_ha
)
1214 pm8001_cw32(pm8001_ha
, 0, MSGU_ODMR
, ODMR_CLEAR_ALL
);
1215 pm8001_cw32(pm8001_ha
, 0, MSGU_ODCR
, ODCR_CLEAR_ALL
);
1219 * pm8001_chip_intx_interrupt_disable- disable PM8001 chip interrupt
1220 * @pm8001_ha: our hba card information
1223 pm8001_chip_intx_interrupt_disable(struct pm8001_hba_info
*pm8001_ha
)
1225 pm8001_cw32(pm8001_ha
, 0, MSGU_ODMR
, ODMR_MASK_ALL
);
1229 * pm8001_chip_msix_interrupt_enable - enable PM8001 chip interrupt
1230 * @pm8001_ha: our hba card information
1233 pm8001_chip_msix_interrupt_enable(struct pm8001_hba_info
*pm8001_ha
,
1238 msi_index
= int_vec_idx
* MSIX_TABLE_ELEMENT_SIZE
;
1239 msi_index
+= MSIX_TABLE_BASE
;
1240 pm8001_cw32(pm8001_ha
, 0, msi_index
, MSIX_INTERRUPT_ENABLE
);
1241 value
= (1 << int_vec_idx
);
1242 pm8001_cw32(pm8001_ha
, 0, MSGU_ODCR
, value
);
1247 * pm8001_chip_msix_interrupt_disable - disable PM8001 chip interrupt
1248 * @pm8001_ha: our hba card information
1251 pm8001_chip_msix_interrupt_disable(struct pm8001_hba_info
*pm8001_ha
,
1255 msi_index
= int_vec_idx
* MSIX_TABLE_ELEMENT_SIZE
;
1256 msi_index
+= MSIX_TABLE_BASE
;
1257 pm8001_cw32(pm8001_ha
, 0, msi_index
, MSIX_INTERRUPT_DISABLE
);
1261 * pm8001_chip_interrupt_enable - enable PM8001 chip interrupt
1262 * @pm8001_ha: our hba card information
1265 pm8001_chip_interrupt_enable(struct pm8001_hba_info
*pm8001_ha
, u8 vec
)
1267 #ifdef PM8001_USE_MSIX
1268 pm8001_chip_msix_interrupt_enable(pm8001_ha
, 0);
1271 pm8001_chip_intx_interrupt_enable(pm8001_ha
);
1276 * pm8001_chip_intx_interrupt_disable- disable PM8001 chip interrupt
1277 * @pm8001_ha: our hba card information
1280 pm8001_chip_interrupt_disable(struct pm8001_hba_info
*pm8001_ha
, u8 vec
)
1282 #ifdef PM8001_USE_MSIX
1283 pm8001_chip_msix_interrupt_disable(pm8001_ha
, 0);
1286 pm8001_chip_intx_interrupt_disable(pm8001_ha
);
1291 * pm8001_mpi_msg_free_get - get the free message buffer for transfer
1293 * @circularQ: the inbound queue we want to transfer to HBA.
1294 * @messageSize: the message size of this transfer, normally it is 64 bytes
1295 * @messagePtr: the pointer to message.
1297 int pm8001_mpi_msg_free_get(struct inbound_queue_table
*circularQ
,
1298 u16 messageSize
, void **messagePtr
)
1300 u32 offset
, consumer_index
;
1301 struct mpi_msg_hdr
*msgHeader
;
1302 u8 bcCount
= 1; /* only support single buffer */
1304 /* Checks is the requested message size can be allocated in this queue*/
1305 if (messageSize
> IOMB_SIZE_SPCV
) {
1310 /* Stores the new consumer index */
1311 consumer_index
= pm8001_read_32(circularQ
->ci_virt
);
1312 circularQ
->consumer_index
= cpu_to_le32(consumer_index
);
1313 if (((circularQ
->producer_idx
+ bcCount
) % PM8001_MPI_QUEUE
) ==
1314 le32_to_cpu(circularQ
->consumer_index
)) {
1318 /* get memory IOMB buffer address */
1319 offset
= circularQ
->producer_idx
* messageSize
;
1320 /* increment to next bcCount element */
1321 circularQ
->producer_idx
= (circularQ
->producer_idx
+ bcCount
)
1323 /* Adds that distance to the base of the region virtual address plus
1324 the message header size*/
1325 msgHeader
= (struct mpi_msg_hdr
*)(circularQ
->base_virt
+ offset
);
1326 *messagePtr
= ((void *)msgHeader
) + sizeof(struct mpi_msg_hdr
);
1331 * pm8001_mpi_build_cmd- build the message queue for transfer, update the PI to
1332 * FW to tell the fw to get this message from IOMB.
1333 * @pm8001_ha: our hba card information
1334 * @circularQ: the inbound queue we want to transfer to HBA.
1335 * @opCode: the operation code represents commands which LLDD and fw recognized.
1336 * @payload: the command payload of each operation command.
1338 int pm8001_mpi_build_cmd(struct pm8001_hba_info
*pm8001_ha
,
1339 struct inbound_queue_table
*circularQ
,
1340 u32 opCode
, void *payload
, u32 responseQueue
)
1342 u32 Header
= 0, hpriority
= 0, bc
= 1, category
= 0x02;
1345 if (pm8001_mpi_msg_free_get(circularQ
, pm8001_ha
->iomb_size
,
1347 PM8001_IO_DBG(pm8001_ha
,
1348 pm8001_printk("No free mpi buffer\n"));
1352 /*Copy to the payload*/
1353 memcpy(pMessage
, payload
, (pm8001_ha
->iomb_size
-
1354 sizeof(struct mpi_msg_hdr
)));
1356 /*Build the header*/
1357 Header
= ((1 << 31) | (hpriority
<< 30) | ((bc
& 0x1f) << 24)
1358 | ((responseQueue
& 0x3F) << 16)
1359 | ((category
& 0xF) << 12) | (opCode
& 0xFFF));
1361 pm8001_write_32((pMessage
- 4), 0, cpu_to_le32(Header
));
1362 /*Update the PI to the firmware*/
1363 pm8001_cw32(pm8001_ha
, circularQ
->pi_pci_bar
,
1364 circularQ
->pi_offset
, circularQ
->producer_idx
);
1365 PM8001_IO_DBG(pm8001_ha
,
1366 pm8001_printk("INB Q %x OPCODE:%x , UPDATED PI=%d CI=%d\n",
1367 responseQueue
, opCode
, circularQ
->producer_idx
,
1368 circularQ
->consumer_index
));
1372 u32
pm8001_mpi_msg_free_set(struct pm8001_hba_info
*pm8001_ha
, void *pMsg
,
1373 struct outbound_queue_table
*circularQ
, u8 bc
)
1376 struct mpi_msg_hdr
*msgHeader
;
1377 struct mpi_msg_hdr
*pOutBoundMsgHeader
;
1379 msgHeader
= (struct mpi_msg_hdr
*)(pMsg
- sizeof(struct mpi_msg_hdr
));
1380 pOutBoundMsgHeader
= (struct mpi_msg_hdr
*)(circularQ
->base_virt
+
1381 circularQ
->consumer_idx
* pm8001_ha
->iomb_size
);
1382 if (pOutBoundMsgHeader
!= msgHeader
) {
1383 PM8001_FAIL_DBG(pm8001_ha
,
1384 pm8001_printk("consumer_idx = %d msgHeader = %p\n",
1385 circularQ
->consumer_idx
, msgHeader
));
1387 /* Update the producer index from SPC */
1388 producer_index
= pm8001_read_32(circularQ
->pi_virt
);
1389 circularQ
->producer_index
= cpu_to_le32(producer_index
);
1390 PM8001_FAIL_DBG(pm8001_ha
,
1391 pm8001_printk("consumer_idx = %d producer_index = %d"
1392 "msgHeader = %p\n", circularQ
->consumer_idx
,
1393 circularQ
->producer_index
, msgHeader
));
1396 /* free the circular queue buffer elements associated with the message*/
1397 circularQ
->consumer_idx
= (circularQ
->consumer_idx
+ bc
)
1399 /* update the CI of outbound queue */
1400 pm8001_cw32(pm8001_ha
, circularQ
->ci_pci_bar
, circularQ
->ci_offset
,
1401 circularQ
->consumer_idx
);
1402 /* Update the producer index from SPC*/
1403 producer_index
= pm8001_read_32(circularQ
->pi_virt
);
1404 circularQ
->producer_index
= cpu_to_le32(producer_index
);
1405 PM8001_IO_DBG(pm8001_ha
,
1406 pm8001_printk(" CI=%d PI=%d\n", circularQ
->consumer_idx
,
1407 circularQ
->producer_index
));
1412 * pm8001_mpi_msg_consume- get the MPI message from outbound queue
1414 * @pm8001_ha: our hba card information
1415 * @circularQ: the outbound queue table.
1416 * @messagePtr1: the message contents of this outbound message.
1417 * @pBC: the message size.
1419 u32
pm8001_mpi_msg_consume(struct pm8001_hba_info
*pm8001_ha
,
1420 struct outbound_queue_table
*circularQ
,
1421 void **messagePtr1
, u8
*pBC
)
1423 struct mpi_msg_hdr
*msgHeader
;
1424 __le32 msgHeader_tmp
;
1427 /* If there are not-yet-delivered messages ... */
1428 if (le32_to_cpu(circularQ
->producer_index
)
1429 != circularQ
->consumer_idx
) {
1430 /*Get the pointer to the circular queue buffer element*/
1431 msgHeader
= (struct mpi_msg_hdr
*)
1432 (circularQ
->base_virt
+
1433 circularQ
->consumer_idx
* pm8001_ha
->iomb_size
);
1435 header_tmp
= pm8001_read_32(msgHeader
);
1436 msgHeader_tmp
= cpu_to_le32(header_tmp
);
1437 if (0 != (le32_to_cpu(msgHeader_tmp
) & 0x80000000)) {
1438 if (OPC_OUB_SKIP_ENTRY
!=
1439 (le32_to_cpu(msgHeader_tmp
) & 0xfff)) {
1442 sizeof(struct mpi_msg_hdr
);
1443 *pBC
= (u8
)((le32_to_cpu(msgHeader_tmp
)
1445 PM8001_IO_DBG(pm8001_ha
,
1446 pm8001_printk(": CI=%d PI=%d "
1448 circularQ
->consumer_idx
,
1449 circularQ
->producer_index
,
1451 return MPI_IO_STATUS_SUCCESS
;
1453 circularQ
->consumer_idx
=
1454 (circularQ
->consumer_idx
+
1455 ((le32_to_cpu(msgHeader_tmp
)
1459 pm8001_write_32(msgHeader
, 0, 0);
1460 /* update the CI of outbound queue */
1461 pm8001_cw32(pm8001_ha
,
1462 circularQ
->ci_pci_bar
,
1463 circularQ
->ci_offset
,
1464 circularQ
->consumer_idx
);
1467 circularQ
->consumer_idx
=
1468 (circularQ
->consumer_idx
+
1469 ((le32_to_cpu(msgHeader_tmp
) >> 24) &
1470 0x1f)) % PM8001_MPI_QUEUE
;
1472 pm8001_write_32(msgHeader
, 0, 0);
1473 /* update the CI of outbound queue */
1474 pm8001_cw32(pm8001_ha
, circularQ
->ci_pci_bar
,
1475 circularQ
->ci_offset
,
1476 circularQ
->consumer_idx
);
1477 return MPI_IO_STATUS_FAIL
;
1481 void *pi_virt
= circularQ
->pi_virt
;
1482 /* Update the producer index from SPC */
1483 producer_index
= pm8001_read_32(pi_virt
);
1484 circularQ
->producer_index
= cpu_to_le32(producer_index
);
1486 } while (le32_to_cpu(circularQ
->producer_index
) !=
1487 circularQ
->consumer_idx
);
1488 /* while we don't have any more not-yet-delivered message */
1490 return MPI_IO_STATUS_BUSY
;
1493 void pm8001_work_fn(struct work_struct
*work
)
1495 struct pm8001_work
*pw
= container_of(work
, struct pm8001_work
, work
);
1496 struct pm8001_device
*pm8001_dev
;
1497 struct domain_device
*dev
;
1500 * So far, all users of this stash an associated structure here.
1501 * If we get here, and this pointer is null, then the action
1502 * was cancelled. This nullification happens when the device
1505 pm8001_dev
= pw
->data
; /* Most stash device structure */
1506 if ((pm8001_dev
== NULL
)
1507 || ((pw
->handler
!= IO_XFER_ERROR_BREAK
)
1508 && (pm8001_dev
->dev_type
== SAS_PHY_UNUSED
))) {
1513 switch (pw
->handler
) {
1514 case IO_XFER_ERROR_BREAK
:
1515 { /* This one stashes the sas_task instead */
1516 struct sas_task
*t
= (struct sas_task
*)pm8001_dev
;
1518 struct pm8001_ccb_info
*ccb
;
1519 struct pm8001_hba_info
*pm8001_ha
= pw
->pm8001_ha
;
1520 unsigned long flags
, flags1
;
1521 struct task_status_struct
*ts
;
1524 if (pm8001_query_task(t
) == TMF_RESP_FUNC_SUCC
)
1525 break; /* Task still on lu */
1526 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
1528 spin_lock_irqsave(&t
->task_state_lock
, flags1
);
1529 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_DONE
))) {
1530 spin_unlock_irqrestore(&t
->task_state_lock
, flags1
);
1531 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1532 break; /* Task got completed by another */
1534 spin_unlock_irqrestore(&t
->task_state_lock
, flags1
);
1536 /* Search for a possible ccb that matches the task */
1537 for (i
= 0; ccb
= NULL
, i
< PM8001_MAX_CCB
; i
++) {
1538 ccb
= &pm8001_ha
->ccb_info
[i
];
1540 if ((tag
!= 0xFFFFFFFF) && (ccb
->task
== t
))
1544 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1545 break; /* Task got freed by another */
1547 ts
= &t
->task_status
;
1548 ts
->resp
= SAS_TASK_COMPLETE
;
1549 /* Force the midlayer to retry */
1550 ts
->stat
= SAS_QUEUE_FULL
;
1551 pm8001_dev
= ccb
->device
;
1553 pm8001_dev
->running_req
--;
1554 spin_lock_irqsave(&t
->task_state_lock
, flags1
);
1555 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
1556 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
1557 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
1558 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_ABORTED
))) {
1559 spin_unlock_irqrestore(&t
->task_state_lock
, flags1
);
1560 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("task 0x%p"
1561 " done with event 0x%x resp 0x%x stat 0x%x but"
1562 " aborted by upper layer!\n",
1563 t
, pw
->handler
, ts
->resp
, ts
->stat
));
1564 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
1565 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1567 spin_unlock_irqrestore(&t
->task_state_lock
, flags1
);
1568 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
1569 mb();/* in order to force CPU ordering */
1570 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1574 case IO_XFER_OPEN_RETRY_TIMEOUT
:
1575 { /* This one stashes the sas_task instead */
1576 struct sas_task
*t
= (struct sas_task
*)pm8001_dev
;
1578 struct pm8001_ccb_info
*ccb
;
1579 struct pm8001_hba_info
*pm8001_ha
= pw
->pm8001_ha
;
1580 unsigned long flags
, flags1
;
1583 PM8001_IO_DBG(pm8001_ha
,
1584 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
1586 ret
= pm8001_query_task(t
);
1588 PM8001_IO_DBG(pm8001_ha
,
1590 case TMF_RESP_FUNC_SUCC
:
1591 pm8001_printk("...Task on lu\n");
1594 case TMF_RESP_FUNC_COMPLETE
:
1595 pm8001_printk("...Task NOT on lu\n");
1599 pm8001_printk("...query task failed!!!\n");
1603 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
1605 spin_lock_irqsave(&t
->task_state_lock
, flags1
);
1607 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_DONE
))) {
1608 spin_unlock_irqrestore(&t
->task_state_lock
, flags1
);
1609 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1610 if (ret
== TMF_RESP_FUNC_SUCC
) /* task on lu */
1611 (void)pm8001_abort_task(t
);
1612 break; /* Task got completed by another */
1615 spin_unlock_irqrestore(&t
->task_state_lock
, flags1
);
1617 /* Search for a possible ccb that matches the task */
1618 for (i
= 0; ccb
= NULL
, i
< PM8001_MAX_CCB
; i
++) {
1619 ccb
= &pm8001_ha
->ccb_info
[i
];
1621 if ((tag
!= 0xFFFFFFFF) && (ccb
->task
== t
))
1625 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1626 if (ret
== TMF_RESP_FUNC_SUCC
) /* task on lu */
1627 (void)pm8001_abort_task(t
);
1628 break; /* Task got freed by another */
1631 pm8001_dev
= ccb
->device
;
1632 dev
= pm8001_dev
->sas_device
;
1635 case TMF_RESP_FUNC_SUCC
: /* task on lu */
1636 ccb
->open_retry
= 1; /* Snub completion */
1637 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1638 ret
= pm8001_abort_task(t
);
1639 ccb
->open_retry
= 0;
1641 case TMF_RESP_FUNC_SUCC
:
1642 case TMF_RESP_FUNC_COMPLETE
:
1644 default: /* device misbehavior */
1645 ret
= TMF_RESP_FUNC_FAILED
;
1646 PM8001_IO_DBG(pm8001_ha
,
1647 pm8001_printk("...Reset phy\n"));
1648 pm8001_I_T_nexus_reset(dev
);
1653 case TMF_RESP_FUNC_COMPLETE
: /* task not on lu */
1654 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1655 /* Do we need to abort the task locally? */
1658 default: /* device misbehavior */
1659 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
1660 ret
= TMF_RESP_FUNC_FAILED
;
1661 PM8001_IO_DBG(pm8001_ha
,
1662 pm8001_printk("...Reset phy\n"));
1663 pm8001_I_T_nexus_reset(dev
);
1666 if (ret
== TMF_RESP_FUNC_FAILED
)
1668 pm8001_open_reject_retry(pm8001_ha
, t
, pm8001_dev
);
1669 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("...Complete\n"));
1671 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
:
1672 dev
= pm8001_dev
->sas_device
;
1673 pm8001_I_T_nexus_event_handler(dev
);
1675 case IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY
:
1676 dev
= pm8001_dev
->sas_device
;
1677 pm8001_I_T_nexus_reset(dev
);
1679 case IO_DS_IN_ERROR
:
1680 dev
= pm8001_dev
->sas_device
;
1681 pm8001_I_T_nexus_reset(dev
);
1683 case IO_DS_NON_OPERATIONAL
:
1684 dev
= pm8001_dev
->sas_device
;
1685 pm8001_I_T_nexus_reset(dev
);
1691 int pm8001_handle_event(struct pm8001_hba_info
*pm8001_ha
, void *data
,
1694 struct pm8001_work
*pw
;
1697 pw
= kmalloc(sizeof(struct pm8001_work
), GFP_ATOMIC
);
1699 pw
->pm8001_ha
= pm8001_ha
;
1701 pw
->handler
= handler
;
1702 INIT_WORK(&pw
->work
, pm8001_work_fn
);
1703 queue_work(pm8001_wq
, &pw
->work
);
1710 static void pm8001_send_abort_all(struct pm8001_hba_info
*pm8001_ha
,
1711 struct pm8001_device
*pm8001_ha_dev
)
1715 struct pm8001_ccb_info
*ccb
;
1716 struct sas_task
*task
= NULL
;
1717 struct task_abort_req task_abort
;
1718 struct inbound_queue_table
*circularQ
;
1719 u32 opc
= OPC_INB_SATA_ABORT
;
1722 if (!pm8001_ha_dev
) {
1723 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("dev is null\n"));
1727 task
= sas_alloc_slow_task(GFP_ATOMIC
);
1730 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("cannot "
1731 "allocate task\n"));
1735 task
->task_done
= pm8001_task_done
;
1737 res
= pm8001_tag_alloc(pm8001_ha
, &ccb_tag
);
1741 ccb
= &pm8001_ha
->ccb_info
[ccb_tag
];
1742 ccb
->device
= pm8001_ha_dev
;
1743 ccb
->ccb_tag
= ccb_tag
;
1746 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
1748 memset(&task_abort
, 0, sizeof(task_abort
));
1749 task_abort
.abort_all
= cpu_to_le32(1);
1750 task_abort
.device_id
= cpu_to_le32(pm8001_ha_dev
->device_id
);
1751 task_abort
.tag
= cpu_to_le32(ccb_tag
);
1753 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &task_abort
, 0);
1755 pm8001_tag_free(pm8001_ha
, ccb_tag
);
1759 static void pm8001_send_read_log(struct pm8001_hba_info
*pm8001_ha
,
1760 struct pm8001_device
*pm8001_ha_dev
)
1762 struct sata_start_req sata_cmd
;
1765 struct pm8001_ccb_info
*ccb
;
1766 struct sas_task
*task
= NULL
;
1767 struct host_to_dev_fis fis
;
1768 struct domain_device
*dev
;
1769 struct inbound_queue_table
*circularQ
;
1770 u32 opc
= OPC_INB_SATA_HOST_OPSTART
;
1772 task
= sas_alloc_slow_task(GFP_ATOMIC
);
1775 PM8001_FAIL_DBG(pm8001_ha
,
1776 pm8001_printk("cannot allocate task !!!\n"));
1779 task
->task_done
= pm8001_task_done
;
1781 res
= pm8001_tag_alloc(pm8001_ha
, &ccb_tag
);
1783 sas_free_task(task
);
1784 PM8001_FAIL_DBG(pm8001_ha
,
1785 pm8001_printk("cannot allocate tag !!!\n"));
1789 /* allocate domain device by ourselves as libsas
1790 * is not going to provide any
1792 dev
= kzalloc(sizeof(struct domain_device
), GFP_ATOMIC
);
1794 sas_free_task(task
);
1795 pm8001_tag_free(pm8001_ha
, ccb_tag
);
1796 PM8001_FAIL_DBG(pm8001_ha
,
1797 pm8001_printk("Domain device cannot be allocated\n"));
1801 task
->dev
->lldd_dev
= pm8001_ha_dev
;
1803 ccb
= &pm8001_ha
->ccb_info
[ccb_tag
];
1804 ccb
->device
= pm8001_ha_dev
;
1805 ccb
->ccb_tag
= ccb_tag
;
1807 pm8001_ha_dev
->id
|= NCQ_READ_LOG_FLAG
;
1808 pm8001_ha_dev
->id
|= NCQ_2ND_RLE_FLAG
;
1810 memset(&sata_cmd
, 0, sizeof(sata_cmd
));
1811 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
1813 /* construct read log FIS */
1814 memset(&fis
, 0, sizeof(struct host_to_dev_fis
));
1815 fis
.fis_type
= 0x27;
1817 fis
.command
= ATA_CMD_READ_LOG_EXT
;
1819 fis
.sector_count
= 0x1;
1821 sata_cmd
.tag
= cpu_to_le32(ccb_tag
);
1822 sata_cmd
.device_id
= cpu_to_le32(pm8001_ha_dev
->device_id
);
1823 sata_cmd
.ncqtag_atap_dir_m
|= ((0x1 << 7) | (0x5 << 9));
1824 memcpy(&sata_cmd
.sata_fis
, &fis
, sizeof(struct host_to_dev_fis
));
1826 res
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &sata_cmd
, 0);
1828 sas_free_task(task
);
1829 pm8001_tag_free(pm8001_ha
, ccb_tag
);
1835 * mpi_ssp_completion- process the event that FW response to the SSP request.
1836 * @pm8001_ha: our hba card information
1837 * @piomb: the message contents of this outbound message.
1839 * When FW has completed a ssp request for example a IO request, after it has
1840 * filled the SG data with the data, it will trigger this event represent
1841 * that he has finished the job,please check the coresponding buffer.
1842 * So we will tell the caller who maybe waiting the result to tell upper layer
1843 * that the task has been finished.
1846 mpi_ssp_completion(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
1849 struct pm8001_ccb_info
*ccb
;
1850 unsigned long flags
;
1854 struct ssp_completion_resp
*psspPayload
;
1855 struct task_status_struct
*ts
;
1856 struct ssp_response_iu
*iu
;
1857 struct pm8001_device
*pm8001_dev
;
1858 psspPayload
= (struct ssp_completion_resp
*)(piomb
+ 4);
1859 status
= le32_to_cpu(psspPayload
->status
);
1860 tag
= le32_to_cpu(psspPayload
->tag
);
1861 ccb
= &pm8001_ha
->ccb_info
[tag
];
1862 if ((status
== IO_ABORTED
) && ccb
->open_retry
) {
1863 /* Being completed by another */
1864 ccb
->open_retry
= 0;
1867 pm8001_dev
= ccb
->device
;
1868 param
= le32_to_cpu(psspPayload
->param
);
1872 if (status
&& status
!= IO_UNDERFLOW
)
1873 PM8001_FAIL_DBG(pm8001_ha
,
1874 pm8001_printk("sas IO status 0x%x\n", status
));
1875 if (unlikely(!t
|| !t
->lldd_task
|| !t
->dev
))
1877 ts
= &t
->task_status
;
1878 /* Print sas address of IO failed device */
1879 if ((status
!= IO_SUCCESS
) && (status
!= IO_OVERFLOW
) &&
1880 (status
!= IO_UNDERFLOW
))
1881 PM8001_FAIL_DBG(pm8001_ha
,
1882 pm8001_printk("SAS Address of IO Failure Drive:"
1883 "%016llx", SAS_ADDR(t
->dev
->sas_addr
)));
1887 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_SUCCESS"
1888 ",param = %d\n", param
));
1890 ts
->resp
= SAS_TASK_COMPLETE
;
1891 ts
->stat
= SAM_STAT_GOOD
;
1893 ts
->resp
= SAS_TASK_COMPLETE
;
1894 ts
->stat
= SAS_PROTO_RESPONSE
;
1895 ts
->residual
= param
;
1896 iu
= &psspPayload
->ssp_resp_iu
;
1897 sas_ssp_task_response(pm8001_ha
->dev
, t
, iu
);
1900 pm8001_dev
->running_req
--;
1903 PM8001_IO_DBG(pm8001_ha
,
1904 pm8001_printk("IO_ABORTED IOMB Tag\n"));
1905 ts
->resp
= SAS_TASK_COMPLETE
;
1906 ts
->stat
= SAS_ABORTED_TASK
;
1909 /* SSP Completion with error */
1910 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_UNDERFLOW"
1911 ",param = %d\n", param
));
1912 ts
->resp
= SAS_TASK_COMPLETE
;
1913 ts
->stat
= SAS_DATA_UNDERRUN
;
1914 ts
->residual
= param
;
1916 pm8001_dev
->running_req
--;
1919 PM8001_IO_DBG(pm8001_ha
,
1920 pm8001_printk("IO_NO_DEVICE\n"));
1921 ts
->resp
= SAS_TASK_UNDELIVERED
;
1922 ts
->stat
= SAS_PHY_DOWN
;
1924 case IO_XFER_ERROR_BREAK
:
1925 PM8001_IO_DBG(pm8001_ha
,
1926 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
1927 ts
->resp
= SAS_TASK_COMPLETE
;
1928 ts
->stat
= SAS_OPEN_REJECT
;
1929 /* Force the midlayer to retry */
1930 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
1932 case IO_XFER_ERROR_PHY_NOT_READY
:
1933 PM8001_IO_DBG(pm8001_ha
,
1934 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
1935 ts
->resp
= SAS_TASK_COMPLETE
;
1936 ts
->stat
= SAS_OPEN_REJECT
;
1937 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
1939 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED
:
1940 PM8001_IO_DBG(pm8001_ha
,
1941 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED\n"));
1942 ts
->resp
= SAS_TASK_COMPLETE
;
1943 ts
->stat
= SAS_OPEN_REJECT
;
1944 ts
->open_rej_reason
= SAS_OREJ_EPROTO
;
1946 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION
:
1947 PM8001_IO_DBG(pm8001_ha
,
1948 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
1949 ts
->resp
= SAS_TASK_COMPLETE
;
1950 ts
->stat
= SAS_OPEN_REJECT
;
1951 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
1953 case IO_OPEN_CNX_ERROR_BREAK
:
1954 PM8001_IO_DBG(pm8001_ha
,
1955 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
1956 ts
->resp
= SAS_TASK_COMPLETE
;
1957 ts
->stat
= SAS_OPEN_REJECT
;
1958 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
1960 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
:
1961 PM8001_IO_DBG(pm8001_ha
,
1962 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
1963 ts
->resp
= SAS_TASK_COMPLETE
;
1964 ts
->stat
= SAS_OPEN_REJECT
;
1965 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
1967 pm8001_handle_event(pm8001_ha
,
1969 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
);
1971 case IO_OPEN_CNX_ERROR_BAD_DESTINATION
:
1972 PM8001_IO_DBG(pm8001_ha
,
1973 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
1974 ts
->resp
= SAS_TASK_COMPLETE
;
1975 ts
->stat
= SAS_OPEN_REJECT
;
1976 ts
->open_rej_reason
= SAS_OREJ_BAD_DEST
;
1978 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED
:
1979 PM8001_IO_DBG(pm8001_ha
,
1980 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
1981 "NOT_SUPPORTED\n"));
1982 ts
->resp
= SAS_TASK_COMPLETE
;
1983 ts
->stat
= SAS_OPEN_REJECT
;
1984 ts
->open_rej_reason
= SAS_OREJ_CONN_RATE
;
1986 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION
:
1987 PM8001_IO_DBG(pm8001_ha
,
1988 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
1989 ts
->resp
= SAS_TASK_UNDELIVERED
;
1990 ts
->stat
= SAS_OPEN_REJECT
;
1991 ts
->open_rej_reason
= SAS_OREJ_WRONG_DEST
;
1993 case IO_XFER_ERROR_NAK_RECEIVED
:
1994 PM8001_IO_DBG(pm8001_ha
,
1995 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
1996 ts
->resp
= SAS_TASK_COMPLETE
;
1997 ts
->stat
= SAS_OPEN_REJECT
;
1998 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2000 case IO_XFER_ERROR_ACK_NAK_TIMEOUT
:
2001 PM8001_IO_DBG(pm8001_ha
,
2002 pm8001_printk("IO_XFER_ERROR_ACK_NAK_TIMEOUT\n"));
2003 ts
->resp
= SAS_TASK_COMPLETE
;
2004 ts
->stat
= SAS_NAK_R_ERR
;
2006 case IO_XFER_ERROR_DMA
:
2007 PM8001_IO_DBG(pm8001_ha
,
2008 pm8001_printk("IO_XFER_ERROR_DMA\n"));
2009 ts
->resp
= SAS_TASK_COMPLETE
;
2010 ts
->stat
= SAS_OPEN_REJECT
;
2012 case IO_XFER_OPEN_RETRY_TIMEOUT
:
2013 PM8001_IO_DBG(pm8001_ha
,
2014 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2015 ts
->resp
= SAS_TASK_COMPLETE
;
2016 ts
->stat
= SAS_OPEN_REJECT
;
2017 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2019 case IO_XFER_ERROR_OFFSET_MISMATCH
:
2020 PM8001_IO_DBG(pm8001_ha
,
2021 pm8001_printk("IO_XFER_ERROR_OFFSET_MISMATCH\n"));
2022 ts
->resp
= SAS_TASK_COMPLETE
;
2023 ts
->stat
= SAS_OPEN_REJECT
;
2025 case IO_PORT_IN_RESET
:
2026 PM8001_IO_DBG(pm8001_ha
,
2027 pm8001_printk("IO_PORT_IN_RESET\n"));
2028 ts
->resp
= SAS_TASK_COMPLETE
;
2029 ts
->stat
= SAS_OPEN_REJECT
;
2031 case IO_DS_NON_OPERATIONAL
:
2032 PM8001_IO_DBG(pm8001_ha
,
2033 pm8001_printk("IO_DS_NON_OPERATIONAL\n"));
2034 ts
->resp
= SAS_TASK_COMPLETE
;
2035 ts
->stat
= SAS_OPEN_REJECT
;
2037 pm8001_handle_event(pm8001_ha
,
2039 IO_DS_NON_OPERATIONAL
);
2041 case IO_DS_IN_RECOVERY
:
2042 PM8001_IO_DBG(pm8001_ha
,
2043 pm8001_printk("IO_DS_IN_RECOVERY\n"));
2044 ts
->resp
= SAS_TASK_COMPLETE
;
2045 ts
->stat
= SAS_OPEN_REJECT
;
2047 case IO_TM_TAG_NOT_FOUND
:
2048 PM8001_IO_DBG(pm8001_ha
,
2049 pm8001_printk("IO_TM_TAG_NOT_FOUND\n"));
2050 ts
->resp
= SAS_TASK_COMPLETE
;
2051 ts
->stat
= SAS_OPEN_REJECT
;
2053 case IO_SSP_EXT_IU_ZERO_LEN_ERROR
:
2054 PM8001_IO_DBG(pm8001_ha
,
2055 pm8001_printk("IO_SSP_EXT_IU_ZERO_LEN_ERROR\n"));
2056 ts
->resp
= SAS_TASK_COMPLETE
;
2057 ts
->stat
= SAS_OPEN_REJECT
;
2059 case IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY
:
2060 PM8001_IO_DBG(pm8001_ha
,
2061 pm8001_printk("IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\n"));
2062 ts
->resp
= SAS_TASK_COMPLETE
;
2063 ts
->stat
= SAS_OPEN_REJECT
;
2064 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2067 PM8001_IO_DBG(pm8001_ha
,
2068 pm8001_printk("Unknown status 0x%x\n", status
));
2069 /* not allowed case. Therefore, return failed status */
2070 ts
->resp
= SAS_TASK_COMPLETE
;
2071 ts
->stat
= SAS_OPEN_REJECT
;
2074 PM8001_IO_DBG(pm8001_ha
,
2075 pm8001_printk("scsi_status = %x\n ",
2076 psspPayload
->ssp_resp_iu
.status
));
2077 spin_lock_irqsave(&t
->task_state_lock
, flags
);
2078 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
2079 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
2080 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
2081 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_ABORTED
))) {
2082 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2083 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("task 0x%p done with"
2084 " io_status 0x%x resp 0x%x "
2085 "stat 0x%x but aborted by upper layer!\n",
2086 t
, status
, ts
->resp
, ts
->stat
));
2087 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
2089 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2090 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
2091 mb();/* in order to force CPU ordering */
2096 /*See the comments for mpi_ssp_completion */
2097 static void mpi_ssp_event(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
2100 unsigned long flags
;
2101 struct task_status_struct
*ts
;
2102 struct pm8001_ccb_info
*ccb
;
2103 struct pm8001_device
*pm8001_dev
;
2104 struct ssp_event_resp
*psspPayload
=
2105 (struct ssp_event_resp
*)(piomb
+ 4);
2106 u32 event
= le32_to_cpu(psspPayload
->event
);
2107 u32 tag
= le32_to_cpu(psspPayload
->tag
);
2108 u32 port_id
= le32_to_cpu(psspPayload
->port_id
);
2109 u32 dev_id
= le32_to_cpu(psspPayload
->device_id
);
2111 ccb
= &pm8001_ha
->ccb_info
[tag
];
2113 pm8001_dev
= ccb
->device
;
2115 PM8001_FAIL_DBG(pm8001_ha
,
2116 pm8001_printk("sas IO status 0x%x\n", event
));
2117 if (unlikely(!t
|| !t
->lldd_task
|| !t
->dev
))
2119 ts
= &t
->task_status
;
2120 PM8001_IO_DBG(pm8001_ha
,
2121 pm8001_printk("port_id = %x,device_id = %x\n",
2125 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_UNDERFLOW\n");)
2126 ts
->resp
= SAS_TASK_COMPLETE
;
2127 ts
->stat
= SAS_DATA_OVERRUN
;
2130 pm8001_dev
->running_req
--;
2132 case IO_XFER_ERROR_BREAK
:
2133 PM8001_IO_DBG(pm8001_ha
,
2134 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2135 pm8001_handle_event(pm8001_ha
, t
, IO_XFER_ERROR_BREAK
);
2137 case IO_XFER_ERROR_PHY_NOT_READY
:
2138 PM8001_IO_DBG(pm8001_ha
,
2139 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2140 ts
->resp
= SAS_TASK_COMPLETE
;
2141 ts
->stat
= SAS_OPEN_REJECT
;
2142 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2144 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED
:
2145 PM8001_IO_DBG(pm8001_ha
,
2146 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT"
2148 ts
->resp
= SAS_TASK_COMPLETE
;
2149 ts
->stat
= SAS_OPEN_REJECT
;
2150 ts
->open_rej_reason
= SAS_OREJ_EPROTO
;
2152 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION
:
2153 PM8001_IO_DBG(pm8001_ha
,
2154 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2155 ts
->resp
= SAS_TASK_COMPLETE
;
2156 ts
->stat
= SAS_OPEN_REJECT
;
2157 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2159 case IO_OPEN_CNX_ERROR_BREAK
:
2160 PM8001_IO_DBG(pm8001_ha
,
2161 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2162 ts
->resp
= SAS_TASK_COMPLETE
;
2163 ts
->stat
= SAS_OPEN_REJECT
;
2164 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2166 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
:
2167 PM8001_IO_DBG(pm8001_ha
,
2168 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2169 ts
->resp
= SAS_TASK_COMPLETE
;
2170 ts
->stat
= SAS_OPEN_REJECT
;
2171 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2173 pm8001_handle_event(pm8001_ha
,
2175 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
);
2177 case IO_OPEN_CNX_ERROR_BAD_DESTINATION
:
2178 PM8001_IO_DBG(pm8001_ha
,
2179 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
2180 ts
->resp
= SAS_TASK_COMPLETE
;
2181 ts
->stat
= SAS_OPEN_REJECT
;
2182 ts
->open_rej_reason
= SAS_OREJ_BAD_DEST
;
2184 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED
:
2185 PM8001_IO_DBG(pm8001_ha
,
2186 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
2187 "NOT_SUPPORTED\n"));
2188 ts
->resp
= SAS_TASK_COMPLETE
;
2189 ts
->stat
= SAS_OPEN_REJECT
;
2190 ts
->open_rej_reason
= SAS_OREJ_CONN_RATE
;
2192 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION
:
2193 PM8001_IO_DBG(pm8001_ha
,
2194 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
2195 ts
->resp
= SAS_TASK_COMPLETE
;
2196 ts
->stat
= SAS_OPEN_REJECT
;
2197 ts
->open_rej_reason
= SAS_OREJ_WRONG_DEST
;
2199 case IO_XFER_ERROR_NAK_RECEIVED
:
2200 PM8001_IO_DBG(pm8001_ha
,
2201 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
2202 ts
->resp
= SAS_TASK_COMPLETE
;
2203 ts
->stat
= SAS_OPEN_REJECT
;
2204 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2206 case IO_XFER_ERROR_ACK_NAK_TIMEOUT
:
2207 PM8001_IO_DBG(pm8001_ha
,
2208 pm8001_printk("IO_XFER_ERROR_ACK_NAK_TIMEOUT\n"));
2209 ts
->resp
= SAS_TASK_COMPLETE
;
2210 ts
->stat
= SAS_NAK_R_ERR
;
2212 case IO_XFER_OPEN_RETRY_TIMEOUT
:
2213 PM8001_IO_DBG(pm8001_ha
,
2214 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2215 pm8001_handle_event(pm8001_ha
, t
, IO_XFER_OPEN_RETRY_TIMEOUT
);
2217 case IO_XFER_ERROR_UNEXPECTED_PHASE
:
2218 PM8001_IO_DBG(pm8001_ha
,
2219 pm8001_printk("IO_XFER_ERROR_UNEXPECTED_PHASE\n"));
2220 ts
->resp
= SAS_TASK_COMPLETE
;
2221 ts
->stat
= SAS_DATA_OVERRUN
;
2223 case IO_XFER_ERROR_XFER_RDY_OVERRUN
:
2224 PM8001_IO_DBG(pm8001_ha
,
2225 pm8001_printk("IO_XFER_ERROR_XFER_RDY_OVERRUN\n"));
2226 ts
->resp
= SAS_TASK_COMPLETE
;
2227 ts
->stat
= SAS_DATA_OVERRUN
;
2229 case IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED
:
2230 PM8001_IO_DBG(pm8001_ha
,
2231 pm8001_printk("IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED\n"));
2232 ts
->resp
= SAS_TASK_COMPLETE
;
2233 ts
->stat
= SAS_DATA_OVERRUN
;
2235 case IO_XFER_ERROR_CMD_ISSUE_ACK_NAK_TIMEOUT
:
2236 PM8001_IO_DBG(pm8001_ha
,
2237 pm8001_printk("IO_XFER_ERROR_CMD_ISSUE_ACK_NAK_TIMEOUT\n"));
2238 ts
->resp
= SAS_TASK_COMPLETE
;
2239 ts
->stat
= SAS_DATA_OVERRUN
;
2241 case IO_XFER_ERROR_OFFSET_MISMATCH
:
2242 PM8001_IO_DBG(pm8001_ha
,
2243 pm8001_printk("IO_XFER_ERROR_OFFSET_MISMATCH\n"));
2244 ts
->resp
= SAS_TASK_COMPLETE
;
2245 ts
->stat
= SAS_DATA_OVERRUN
;
2247 case IO_XFER_ERROR_XFER_ZERO_DATA_LEN
:
2248 PM8001_IO_DBG(pm8001_ha
,
2249 pm8001_printk("IO_XFER_ERROR_XFER_ZERO_DATA_LEN\n"));
2250 ts
->resp
= SAS_TASK_COMPLETE
;
2251 ts
->stat
= SAS_DATA_OVERRUN
;
2253 case IO_XFER_CMD_FRAME_ISSUED
:
2254 PM8001_IO_DBG(pm8001_ha
,
2255 pm8001_printk(" IO_XFER_CMD_FRAME_ISSUED\n"));
2258 PM8001_IO_DBG(pm8001_ha
,
2259 pm8001_printk("Unknown status 0x%x\n", event
));
2260 /* not allowed case. Therefore, return failed status */
2261 ts
->resp
= SAS_TASK_COMPLETE
;
2262 ts
->stat
= SAS_DATA_OVERRUN
;
2265 spin_lock_irqsave(&t
->task_state_lock
, flags
);
2266 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
2267 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
2268 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
2269 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_ABORTED
))) {
2270 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2271 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("task 0x%p done with"
2272 " event 0x%x resp 0x%x "
2273 "stat 0x%x but aborted by upper layer!\n",
2274 t
, event
, ts
->resp
, ts
->stat
));
2275 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
2277 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2278 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
2279 mb();/* in order to force CPU ordering */
2284 /*See the comments for mpi_ssp_completion */
2286 mpi_sata_completion(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
2289 struct pm8001_ccb_info
*ccb
;
2294 u8 sata_addr_low
[4];
2295 u32 temp_sata_addr_low
;
2297 u32 temp_sata_addr_hi
;
2298 struct sata_completion_resp
*psataPayload
;
2299 struct task_status_struct
*ts
;
2300 struct ata_task_resp
*resp
;
2302 struct pm8001_device
*pm8001_dev
;
2303 unsigned long flags
;
2305 psataPayload
= (struct sata_completion_resp
*)(piomb
+ 4);
2306 status
= le32_to_cpu(psataPayload
->status
);
2307 tag
= le32_to_cpu(psataPayload
->tag
);
2310 PM8001_FAIL_DBG(pm8001_ha
,
2311 pm8001_printk("tag null\n"));
2314 ccb
= &pm8001_ha
->ccb_info
[tag
];
2315 param
= le32_to_cpu(psataPayload
->param
);
2318 pm8001_dev
= ccb
->device
;
2320 PM8001_FAIL_DBG(pm8001_ha
,
2321 pm8001_printk("ccb null\n"));
2326 if (t
->dev
&& (t
->dev
->lldd_dev
))
2327 pm8001_dev
= t
->dev
->lldd_dev
;
2329 PM8001_FAIL_DBG(pm8001_ha
,
2330 pm8001_printk("task null\n"));
2334 if ((pm8001_dev
&& !(pm8001_dev
->id
& NCQ_READ_LOG_FLAG
))
2335 && unlikely(!t
|| !t
->lldd_task
|| !t
->dev
)) {
2336 PM8001_FAIL_DBG(pm8001_ha
,
2337 pm8001_printk("task or dev null\n"));
2341 ts
= &t
->task_status
;
2343 PM8001_FAIL_DBG(pm8001_ha
,
2344 pm8001_printk("ts null\n"));
2347 /* Print sas address of IO failed device */
2348 if ((status
!= IO_SUCCESS
) && (status
!= IO_OVERFLOW
) &&
2349 (status
!= IO_UNDERFLOW
)) {
2350 if (!((t
->dev
->parent
) &&
2351 (DEV_IS_EXPANDER(t
->dev
->parent
->dev_type
)))) {
2352 for (i
= 0 , j
= 4; j
<= 7 && i
<= 3; i
++ , j
++)
2353 sata_addr_low
[i
] = pm8001_ha
->sas_addr
[j
];
2354 for (i
= 0 , j
= 0; j
<= 3 && i
<= 3; i
++ , j
++)
2355 sata_addr_hi
[i
] = pm8001_ha
->sas_addr
[j
];
2356 memcpy(&temp_sata_addr_low
, sata_addr_low
,
2357 sizeof(sata_addr_low
));
2358 memcpy(&temp_sata_addr_hi
, sata_addr_hi
,
2359 sizeof(sata_addr_hi
));
2360 temp_sata_addr_hi
= (((temp_sata_addr_hi
>> 24) & 0xff)
2361 |((temp_sata_addr_hi
<< 8) &
2363 ((temp_sata_addr_hi
>> 8)
2365 ((temp_sata_addr_hi
<< 24) &
2367 temp_sata_addr_low
= ((((temp_sata_addr_low
>> 24)
2369 ((temp_sata_addr_low
<< 8)
2371 ((temp_sata_addr_low
>> 8)
2373 ((temp_sata_addr_low
<< 24)
2375 pm8001_dev
->attached_phy
+
2377 PM8001_FAIL_DBG(pm8001_ha
,
2378 pm8001_printk("SAS Address of IO Failure Drive:"
2379 "%08x%08x", temp_sata_addr_hi
,
2380 temp_sata_addr_low
));
2382 PM8001_FAIL_DBG(pm8001_ha
,
2383 pm8001_printk("SAS Address of IO Failure Drive:"
2384 "%016llx", SAS_ADDR(t
->dev
->sas_addr
)));
2389 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_SUCCESS\n"));
2391 ts
->resp
= SAS_TASK_COMPLETE
;
2392 ts
->stat
= SAM_STAT_GOOD
;
2393 /* check if response is for SEND READ LOG */
2395 (pm8001_dev
->id
& NCQ_READ_LOG_FLAG
)) {
2396 /* set new bit for abort_all */
2397 pm8001_dev
->id
|= NCQ_ABORT_ALL_FLAG
;
2398 /* clear bit for read log */
2399 pm8001_dev
->id
= pm8001_dev
->id
& 0x7FFFFFFF;
2400 pm8001_send_abort_all(pm8001_ha
, pm8001_dev
);
2402 pm8001_tag_free(pm8001_ha
, tag
);
2408 ts
->resp
= SAS_TASK_COMPLETE
;
2409 ts
->stat
= SAS_PROTO_RESPONSE
;
2410 ts
->residual
= param
;
2411 PM8001_IO_DBG(pm8001_ha
,
2412 pm8001_printk("SAS_PROTO_RESPONSE len = %d\n",
2414 sata_resp
= &psataPayload
->sata_resp
[0];
2415 resp
= (struct ata_task_resp
*)ts
->buf
;
2416 if (t
->ata_task
.dma_xfer
== 0 &&
2417 t
->data_dir
== PCI_DMA_FROMDEVICE
) {
2418 len
= sizeof(struct pio_setup_fis
);
2419 PM8001_IO_DBG(pm8001_ha
,
2420 pm8001_printk("PIO read len = %d\n", len
));
2421 } else if (t
->ata_task
.use_ncq
) {
2422 len
= sizeof(struct set_dev_bits_fis
);
2423 PM8001_IO_DBG(pm8001_ha
,
2424 pm8001_printk("FPDMA len = %d\n", len
));
2426 len
= sizeof(struct dev_to_host_fis
);
2427 PM8001_IO_DBG(pm8001_ha
,
2428 pm8001_printk("other len = %d\n", len
));
2430 if (SAS_STATUS_BUF_SIZE
>= sizeof(*resp
)) {
2431 resp
->frame_len
= len
;
2432 memcpy(&resp
->ending_fis
[0], sata_resp
, len
);
2433 ts
->buf_valid_size
= sizeof(*resp
);
2435 PM8001_IO_DBG(pm8001_ha
,
2436 pm8001_printk("response to large\n"));
2439 pm8001_dev
->running_req
--;
2442 PM8001_IO_DBG(pm8001_ha
,
2443 pm8001_printk("IO_ABORTED IOMB Tag\n"));
2444 ts
->resp
= SAS_TASK_COMPLETE
;
2445 ts
->stat
= SAS_ABORTED_TASK
;
2447 pm8001_dev
->running_req
--;
2449 /* following cases are to do cases */
2451 /* SATA Completion with error */
2452 PM8001_IO_DBG(pm8001_ha
,
2453 pm8001_printk("IO_UNDERFLOW param = %d\n", param
));
2454 ts
->resp
= SAS_TASK_COMPLETE
;
2455 ts
->stat
= SAS_DATA_UNDERRUN
;
2456 ts
->residual
= param
;
2458 pm8001_dev
->running_req
--;
2461 PM8001_IO_DBG(pm8001_ha
,
2462 pm8001_printk("IO_NO_DEVICE\n"));
2463 ts
->resp
= SAS_TASK_UNDELIVERED
;
2464 ts
->stat
= SAS_PHY_DOWN
;
2466 case IO_XFER_ERROR_BREAK
:
2467 PM8001_IO_DBG(pm8001_ha
,
2468 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2469 ts
->resp
= SAS_TASK_COMPLETE
;
2470 ts
->stat
= SAS_INTERRUPTED
;
2472 case IO_XFER_ERROR_PHY_NOT_READY
:
2473 PM8001_IO_DBG(pm8001_ha
,
2474 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2475 ts
->resp
= SAS_TASK_COMPLETE
;
2476 ts
->stat
= SAS_OPEN_REJECT
;
2477 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2479 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED
:
2480 PM8001_IO_DBG(pm8001_ha
,
2481 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT"
2483 ts
->resp
= SAS_TASK_COMPLETE
;
2484 ts
->stat
= SAS_OPEN_REJECT
;
2485 ts
->open_rej_reason
= SAS_OREJ_EPROTO
;
2487 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION
:
2488 PM8001_IO_DBG(pm8001_ha
,
2489 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2490 ts
->resp
= SAS_TASK_COMPLETE
;
2491 ts
->stat
= SAS_OPEN_REJECT
;
2492 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2494 case IO_OPEN_CNX_ERROR_BREAK
:
2495 PM8001_IO_DBG(pm8001_ha
,
2496 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2497 ts
->resp
= SAS_TASK_COMPLETE
;
2498 ts
->stat
= SAS_OPEN_REJECT
;
2499 ts
->open_rej_reason
= SAS_OREJ_RSVD_CONT0
;
2501 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
:
2502 PM8001_IO_DBG(pm8001_ha
,
2503 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2504 ts
->resp
= SAS_TASK_COMPLETE
;
2505 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2506 if (!t
->uldd_task
) {
2507 pm8001_handle_event(pm8001_ha
,
2509 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
);
2510 ts
->resp
= SAS_TASK_UNDELIVERED
;
2511 ts
->stat
= SAS_QUEUE_FULL
;
2512 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2516 case IO_OPEN_CNX_ERROR_BAD_DESTINATION
:
2517 PM8001_IO_DBG(pm8001_ha
,
2518 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
2519 ts
->resp
= SAS_TASK_UNDELIVERED
;
2520 ts
->stat
= SAS_OPEN_REJECT
;
2521 ts
->open_rej_reason
= SAS_OREJ_BAD_DEST
;
2522 if (!t
->uldd_task
) {
2523 pm8001_handle_event(pm8001_ha
,
2525 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
);
2526 ts
->resp
= SAS_TASK_UNDELIVERED
;
2527 ts
->stat
= SAS_QUEUE_FULL
;
2528 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2532 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED
:
2533 PM8001_IO_DBG(pm8001_ha
,
2534 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
2535 "NOT_SUPPORTED\n"));
2536 ts
->resp
= SAS_TASK_COMPLETE
;
2537 ts
->stat
= SAS_OPEN_REJECT
;
2538 ts
->open_rej_reason
= SAS_OREJ_CONN_RATE
;
2540 case IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY
:
2541 PM8001_IO_DBG(pm8001_ha
,
2542 pm8001_printk("IO_OPEN_CNX_ERROR_STP_RESOURCES"
2544 ts
->resp
= SAS_TASK_COMPLETE
;
2545 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2546 if (!t
->uldd_task
) {
2547 pm8001_handle_event(pm8001_ha
,
2549 IO_OPEN_CNX_ERROR_STP_RESOURCES_BUSY
);
2550 ts
->resp
= SAS_TASK_UNDELIVERED
;
2551 ts
->stat
= SAS_QUEUE_FULL
;
2552 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2556 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION
:
2557 PM8001_IO_DBG(pm8001_ha
,
2558 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
2559 ts
->resp
= SAS_TASK_COMPLETE
;
2560 ts
->stat
= SAS_OPEN_REJECT
;
2561 ts
->open_rej_reason
= SAS_OREJ_WRONG_DEST
;
2563 case IO_XFER_ERROR_NAK_RECEIVED
:
2564 PM8001_IO_DBG(pm8001_ha
,
2565 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
2566 ts
->resp
= SAS_TASK_COMPLETE
;
2567 ts
->stat
= SAS_NAK_R_ERR
;
2569 case IO_XFER_ERROR_ACK_NAK_TIMEOUT
:
2570 PM8001_IO_DBG(pm8001_ha
,
2571 pm8001_printk("IO_XFER_ERROR_ACK_NAK_TIMEOUT\n"));
2572 ts
->resp
= SAS_TASK_COMPLETE
;
2573 ts
->stat
= SAS_NAK_R_ERR
;
2575 case IO_XFER_ERROR_DMA
:
2576 PM8001_IO_DBG(pm8001_ha
,
2577 pm8001_printk("IO_XFER_ERROR_DMA\n"));
2578 ts
->resp
= SAS_TASK_COMPLETE
;
2579 ts
->stat
= SAS_ABORTED_TASK
;
2581 case IO_XFER_ERROR_SATA_LINK_TIMEOUT
:
2582 PM8001_IO_DBG(pm8001_ha
,
2583 pm8001_printk("IO_XFER_ERROR_SATA_LINK_TIMEOUT\n"));
2584 ts
->resp
= SAS_TASK_UNDELIVERED
;
2585 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2587 case IO_XFER_ERROR_REJECTED_NCQ_MODE
:
2588 PM8001_IO_DBG(pm8001_ha
,
2589 pm8001_printk("IO_XFER_ERROR_REJECTED_NCQ_MODE\n"));
2590 ts
->resp
= SAS_TASK_COMPLETE
;
2591 ts
->stat
= SAS_DATA_UNDERRUN
;
2593 case IO_XFER_OPEN_RETRY_TIMEOUT
:
2594 PM8001_IO_DBG(pm8001_ha
,
2595 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2596 ts
->resp
= SAS_TASK_COMPLETE
;
2597 ts
->stat
= SAS_OPEN_TO
;
2599 case IO_PORT_IN_RESET
:
2600 PM8001_IO_DBG(pm8001_ha
,
2601 pm8001_printk("IO_PORT_IN_RESET\n"));
2602 ts
->resp
= SAS_TASK_COMPLETE
;
2603 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2605 case IO_DS_NON_OPERATIONAL
:
2606 PM8001_IO_DBG(pm8001_ha
,
2607 pm8001_printk("IO_DS_NON_OPERATIONAL\n"));
2608 ts
->resp
= SAS_TASK_COMPLETE
;
2609 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2610 if (!t
->uldd_task
) {
2611 pm8001_handle_event(pm8001_ha
, pm8001_dev
,
2612 IO_DS_NON_OPERATIONAL
);
2613 ts
->resp
= SAS_TASK_UNDELIVERED
;
2614 ts
->stat
= SAS_QUEUE_FULL
;
2615 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2619 case IO_DS_IN_RECOVERY
:
2620 PM8001_IO_DBG(pm8001_ha
,
2621 pm8001_printk(" IO_DS_IN_RECOVERY\n"));
2622 ts
->resp
= SAS_TASK_COMPLETE
;
2623 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2625 case IO_DS_IN_ERROR
:
2626 PM8001_IO_DBG(pm8001_ha
,
2627 pm8001_printk("IO_DS_IN_ERROR\n"));
2628 ts
->resp
= SAS_TASK_COMPLETE
;
2629 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2630 if (!t
->uldd_task
) {
2631 pm8001_handle_event(pm8001_ha
, pm8001_dev
,
2633 ts
->resp
= SAS_TASK_UNDELIVERED
;
2634 ts
->stat
= SAS_QUEUE_FULL
;
2635 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2639 case IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY
:
2640 PM8001_IO_DBG(pm8001_ha
,
2641 pm8001_printk("IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\n"));
2642 ts
->resp
= SAS_TASK_COMPLETE
;
2643 ts
->stat
= SAS_OPEN_REJECT
;
2644 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2646 PM8001_IO_DBG(pm8001_ha
,
2647 pm8001_printk("Unknown status 0x%x\n", status
));
2648 /* not allowed case. Therefore, return failed status */
2649 ts
->resp
= SAS_TASK_COMPLETE
;
2650 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2653 spin_lock_irqsave(&t
->task_state_lock
, flags
);
2654 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
2655 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
2656 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
2657 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_ABORTED
))) {
2658 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2659 PM8001_FAIL_DBG(pm8001_ha
,
2660 pm8001_printk("task 0x%p done with io_status 0x%x"
2661 " resp 0x%x stat 0x%x but aborted by upper layer!\n",
2662 t
, status
, ts
->resp
, ts
->stat
));
2663 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
2665 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2666 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2670 /*See the comments for mpi_ssp_completion */
2671 static void mpi_sata_event(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
2674 struct task_status_struct
*ts
;
2675 struct pm8001_ccb_info
*ccb
;
2676 struct pm8001_device
*pm8001_dev
;
2677 struct sata_event_resp
*psataPayload
=
2678 (struct sata_event_resp
*)(piomb
+ 4);
2679 u32 event
= le32_to_cpu(psataPayload
->event
);
2680 u32 tag
= le32_to_cpu(psataPayload
->tag
);
2681 u32 port_id
= le32_to_cpu(psataPayload
->port_id
);
2682 u32 dev_id
= le32_to_cpu(psataPayload
->device_id
);
2683 unsigned long flags
;
2685 ccb
= &pm8001_ha
->ccb_info
[tag
];
2689 pm8001_dev
= ccb
->device
;
2691 PM8001_FAIL_DBG(pm8001_ha
,
2692 pm8001_printk("No CCB !!!. returning\n"));
2695 PM8001_FAIL_DBG(pm8001_ha
,
2696 pm8001_printk("SATA EVENT 0x%x\n", event
));
2698 /* Check if this is NCQ error */
2699 if (event
== IO_XFER_ERROR_ABORTED_NCQ_MODE
) {
2700 /* find device using device id */
2701 pm8001_dev
= pm8001_find_dev(pm8001_ha
, dev_id
);
2702 /* send read log extension */
2704 pm8001_send_read_log(pm8001_ha
, pm8001_dev
);
2708 ccb
= &pm8001_ha
->ccb_info
[tag
];
2710 pm8001_dev
= ccb
->device
;
2712 PM8001_FAIL_DBG(pm8001_ha
,
2713 pm8001_printk("sata IO status 0x%x\n", event
));
2714 if (unlikely(!t
|| !t
->lldd_task
|| !t
->dev
))
2716 ts
= &t
->task_status
;
2717 PM8001_IO_DBG(pm8001_ha
, pm8001_printk(
2718 "port_id:0x%x, device_id:0x%x, tag:0x%x, event:0x%x\n",
2719 port_id
, dev_id
, tag
, event
));
2722 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_UNDERFLOW\n"));
2723 ts
->resp
= SAS_TASK_COMPLETE
;
2724 ts
->stat
= SAS_DATA_OVERRUN
;
2727 pm8001_dev
->running_req
--;
2729 case IO_XFER_ERROR_BREAK
:
2730 PM8001_IO_DBG(pm8001_ha
,
2731 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2732 ts
->resp
= SAS_TASK_COMPLETE
;
2733 ts
->stat
= SAS_INTERRUPTED
;
2735 case IO_XFER_ERROR_PHY_NOT_READY
:
2736 PM8001_IO_DBG(pm8001_ha
,
2737 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2738 ts
->resp
= SAS_TASK_COMPLETE
;
2739 ts
->stat
= SAS_OPEN_REJECT
;
2740 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
2742 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED
:
2743 PM8001_IO_DBG(pm8001_ha
,
2744 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT"
2746 ts
->resp
= SAS_TASK_COMPLETE
;
2747 ts
->stat
= SAS_OPEN_REJECT
;
2748 ts
->open_rej_reason
= SAS_OREJ_EPROTO
;
2750 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION
:
2751 PM8001_IO_DBG(pm8001_ha
,
2752 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2753 ts
->resp
= SAS_TASK_COMPLETE
;
2754 ts
->stat
= SAS_OPEN_REJECT
;
2755 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2757 case IO_OPEN_CNX_ERROR_BREAK
:
2758 PM8001_IO_DBG(pm8001_ha
,
2759 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2760 ts
->resp
= SAS_TASK_COMPLETE
;
2761 ts
->stat
= SAS_OPEN_REJECT
;
2762 ts
->open_rej_reason
= SAS_OREJ_RSVD_CONT0
;
2764 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
:
2765 PM8001_IO_DBG(pm8001_ha
,
2766 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2767 ts
->resp
= SAS_TASK_UNDELIVERED
;
2768 ts
->stat
= SAS_DEV_NO_RESPONSE
;
2769 if (!t
->uldd_task
) {
2770 pm8001_handle_event(pm8001_ha
,
2772 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
);
2773 ts
->resp
= SAS_TASK_COMPLETE
;
2774 ts
->stat
= SAS_QUEUE_FULL
;
2775 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2779 case IO_OPEN_CNX_ERROR_BAD_DESTINATION
:
2780 PM8001_IO_DBG(pm8001_ha
,
2781 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
2782 ts
->resp
= SAS_TASK_UNDELIVERED
;
2783 ts
->stat
= SAS_OPEN_REJECT
;
2784 ts
->open_rej_reason
= SAS_OREJ_BAD_DEST
;
2786 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED
:
2787 PM8001_IO_DBG(pm8001_ha
,
2788 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
2789 "NOT_SUPPORTED\n"));
2790 ts
->resp
= SAS_TASK_COMPLETE
;
2791 ts
->stat
= SAS_OPEN_REJECT
;
2792 ts
->open_rej_reason
= SAS_OREJ_CONN_RATE
;
2794 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION
:
2795 PM8001_IO_DBG(pm8001_ha
,
2796 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
2797 ts
->resp
= SAS_TASK_COMPLETE
;
2798 ts
->stat
= SAS_OPEN_REJECT
;
2799 ts
->open_rej_reason
= SAS_OREJ_WRONG_DEST
;
2801 case IO_XFER_ERROR_NAK_RECEIVED
:
2802 PM8001_IO_DBG(pm8001_ha
,
2803 pm8001_printk("IO_XFER_ERROR_NAK_RECEIVED\n"));
2804 ts
->resp
= SAS_TASK_COMPLETE
;
2805 ts
->stat
= SAS_NAK_R_ERR
;
2807 case IO_XFER_ERROR_PEER_ABORTED
:
2808 PM8001_IO_DBG(pm8001_ha
,
2809 pm8001_printk("IO_XFER_ERROR_PEER_ABORTED\n"));
2810 ts
->resp
= SAS_TASK_COMPLETE
;
2811 ts
->stat
= SAS_NAK_R_ERR
;
2813 case IO_XFER_ERROR_REJECTED_NCQ_MODE
:
2814 PM8001_IO_DBG(pm8001_ha
,
2815 pm8001_printk("IO_XFER_ERROR_REJECTED_NCQ_MODE\n"));
2816 ts
->resp
= SAS_TASK_COMPLETE
;
2817 ts
->stat
= SAS_DATA_UNDERRUN
;
2819 case IO_XFER_OPEN_RETRY_TIMEOUT
:
2820 PM8001_IO_DBG(pm8001_ha
,
2821 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
2822 ts
->resp
= SAS_TASK_COMPLETE
;
2823 ts
->stat
= SAS_OPEN_TO
;
2825 case IO_XFER_ERROR_UNEXPECTED_PHASE
:
2826 PM8001_IO_DBG(pm8001_ha
,
2827 pm8001_printk("IO_XFER_ERROR_UNEXPECTED_PHASE\n"));
2828 ts
->resp
= SAS_TASK_COMPLETE
;
2829 ts
->stat
= SAS_OPEN_TO
;
2831 case IO_XFER_ERROR_XFER_RDY_OVERRUN
:
2832 PM8001_IO_DBG(pm8001_ha
,
2833 pm8001_printk("IO_XFER_ERROR_XFER_RDY_OVERRUN\n"));
2834 ts
->resp
= SAS_TASK_COMPLETE
;
2835 ts
->stat
= SAS_OPEN_TO
;
2837 case IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED
:
2838 PM8001_IO_DBG(pm8001_ha
,
2839 pm8001_printk("IO_XFER_ERROR_XFER_RDY_NOT_EXPECTED\n"));
2840 ts
->resp
= SAS_TASK_COMPLETE
;
2841 ts
->stat
= SAS_OPEN_TO
;
2843 case IO_XFER_ERROR_OFFSET_MISMATCH
:
2844 PM8001_IO_DBG(pm8001_ha
,
2845 pm8001_printk("IO_XFER_ERROR_OFFSET_MISMATCH\n"));
2846 ts
->resp
= SAS_TASK_COMPLETE
;
2847 ts
->stat
= SAS_OPEN_TO
;
2849 case IO_XFER_ERROR_XFER_ZERO_DATA_LEN
:
2850 PM8001_IO_DBG(pm8001_ha
,
2851 pm8001_printk("IO_XFER_ERROR_XFER_ZERO_DATA_LEN\n"));
2852 ts
->resp
= SAS_TASK_COMPLETE
;
2853 ts
->stat
= SAS_OPEN_TO
;
2855 case IO_XFER_CMD_FRAME_ISSUED
:
2856 PM8001_IO_DBG(pm8001_ha
,
2857 pm8001_printk("IO_XFER_CMD_FRAME_ISSUED\n"));
2859 case IO_XFER_PIO_SETUP_ERROR
:
2860 PM8001_IO_DBG(pm8001_ha
,
2861 pm8001_printk("IO_XFER_PIO_SETUP_ERROR\n"));
2862 ts
->resp
= SAS_TASK_COMPLETE
;
2863 ts
->stat
= SAS_OPEN_TO
;
2866 PM8001_IO_DBG(pm8001_ha
,
2867 pm8001_printk("Unknown status 0x%x\n", event
));
2868 /* not allowed case. Therefore, return failed status */
2869 ts
->resp
= SAS_TASK_COMPLETE
;
2870 ts
->stat
= SAS_OPEN_TO
;
2873 spin_lock_irqsave(&t
->task_state_lock
, flags
);
2874 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
2875 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
2876 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
2877 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_ABORTED
))) {
2878 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2879 PM8001_FAIL_DBG(pm8001_ha
,
2880 pm8001_printk("task 0x%p done with io_status 0x%x"
2881 " resp 0x%x stat 0x%x but aborted by upper layer!\n",
2882 t
, event
, ts
->resp
, ts
->stat
));
2883 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
2885 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
2886 pm8001_ccb_task_free_done(pm8001_ha
, t
, ccb
, tag
);
2890 /*See the comments for mpi_ssp_completion */
2892 mpi_smp_completion(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
2896 struct pm8001_ccb_info
*ccb
;
2897 unsigned long flags
;
2900 struct smp_completion_resp
*psmpPayload
;
2901 struct task_status_struct
*ts
;
2902 struct pm8001_device
*pm8001_dev
;
2904 psmpPayload
= (struct smp_completion_resp
*)(piomb
+ 4);
2905 status
= le32_to_cpu(psmpPayload
->status
);
2906 tag
= le32_to_cpu(psmpPayload
->tag
);
2908 ccb
= &pm8001_ha
->ccb_info
[tag
];
2909 param
= le32_to_cpu(psmpPayload
->param
);
2911 ts
= &t
->task_status
;
2912 pm8001_dev
= ccb
->device
;
2914 PM8001_FAIL_DBG(pm8001_ha
,
2915 pm8001_printk("smp IO status 0x%x\n", status
));
2916 if (unlikely(!t
|| !t
->lldd_task
|| !t
->dev
))
2921 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_SUCCESS\n"));
2922 ts
->resp
= SAS_TASK_COMPLETE
;
2923 ts
->stat
= SAM_STAT_GOOD
;
2925 pm8001_dev
->running_req
--;
2928 PM8001_IO_DBG(pm8001_ha
,
2929 pm8001_printk("IO_ABORTED IOMB\n"));
2930 ts
->resp
= SAS_TASK_COMPLETE
;
2931 ts
->stat
= SAS_ABORTED_TASK
;
2933 pm8001_dev
->running_req
--;
2936 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_UNDERFLOW\n"));
2937 ts
->resp
= SAS_TASK_COMPLETE
;
2938 ts
->stat
= SAS_DATA_OVERRUN
;
2941 pm8001_dev
->running_req
--;
2944 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("IO_NO_DEVICE\n"));
2945 ts
->resp
= SAS_TASK_COMPLETE
;
2946 ts
->stat
= SAS_PHY_DOWN
;
2948 case IO_ERROR_HW_TIMEOUT
:
2949 PM8001_IO_DBG(pm8001_ha
,
2950 pm8001_printk("IO_ERROR_HW_TIMEOUT\n"));
2951 ts
->resp
= SAS_TASK_COMPLETE
;
2952 ts
->stat
= SAM_STAT_BUSY
;
2954 case IO_XFER_ERROR_BREAK
:
2955 PM8001_IO_DBG(pm8001_ha
,
2956 pm8001_printk("IO_XFER_ERROR_BREAK\n"));
2957 ts
->resp
= SAS_TASK_COMPLETE
;
2958 ts
->stat
= SAM_STAT_BUSY
;
2960 case IO_XFER_ERROR_PHY_NOT_READY
:
2961 PM8001_IO_DBG(pm8001_ha
,
2962 pm8001_printk("IO_XFER_ERROR_PHY_NOT_READY\n"));
2963 ts
->resp
= SAS_TASK_COMPLETE
;
2964 ts
->stat
= SAM_STAT_BUSY
;
2966 case IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED
:
2967 PM8001_IO_DBG(pm8001_ha
,
2968 pm8001_printk("IO_OPEN_CNX_ERROR_PROTOCOL_NOT_SUPPORTED\n"));
2969 ts
->resp
= SAS_TASK_COMPLETE
;
2970 ts
->stat
= SAS_OPEN_REJECT
;
2971 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2973 case IO_OPEN_CNX_ERROR_ZONE_VIOLATION
:
2974 PM8001_IO_DBG(pm8001_ha
,
2975 pm8001_printk("IO_OPEN_CNX_ERROR_ZONE_VIOLATION\n"));
2976 ts
->resp
= SAS_TASK_COMPLETE
;
2977 ts
->stat
= SAS_OPEN_REJECT
;
2978 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2980 case IO_OPEN_CNX_ERROR_BREAK
:
2981 PM8001_IO_DBG(pm8001_ha
,
2982 pm8001_printk("IO_OPEN_CNX_ERROR_BREAK\n"));
2983 ts
->resp
= SAS_TASK_COMPLETE
;
2984 ts
->stat
= SAS_OPEN_REJECT
;
2985 ts
->open_rej_reason
= SAS_OREJ_RSVD_CONT0
;
2987 case IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
:
2988 PM8001_IO_DBG(pm8001_ha
,
2989 pm8001_printk("IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS\n"));
2990 ts
->resp
= SAS_TASK_COMPLETE
;
2991 ts
->stat
= SAS_OPEN_REJECT
;
2992 ts
->open_rej_reason
= SAS_OREJ_UNKNOWN
;
2993 pm8001_handle_event(pm8001_ha
,
2995 IO_OPEN_CNX_ERROR_IT_NEXUS_LOSS
);
2997 case IO_OPEN_CNX_ERROR_BAD_DESTINATION
:
2998 PM8001_IO_DBG(pm8001_ha
,
2999 pm8001_printk("IO_OPEN_CNX_ERROR_BAD_DESTINATION\n"));
3000 ts
->resp
= SAS_TASK_COMPLETE
;
3001 ts
->stat
= SAS_OPEN_REJECT
;
3002 ts
->open_rej_reason
= SAS_OREJ_BAD_DEST
;
3004 case IO_OPEN_CNX_ERROR_CONNECTION_RATE_NOT_SUPPORTED
:
3005 PM8001_IO_DBG(pm8001_ha
,
3006 pm8001_printk("IO_OPEN_CNX_ERROR_CONNECTION_RATE_"
3007 "NOT_SUPPORTED\n"));
3008 ts
->resp
= SAS_TASK_COMPLETE
;
3009 ts
->stat
= SAS_OPEN_REJECT
;
3010 ts
->open_rej_reason
= SAS_OREJ_CONN_RATE
;
3012 case IO_OPEN_CNX_ERROR_WRONG_DESTINATION
:
3013 PM8001_IO_DBG(pm8001_ha
,
3014 pm8001_printk("IO_OPEN_CNX_ERROR_WRONG_DESTINATION\n"));
3015 ts
->resp
= SAS_TASK_COMPLETE
;
3016 ts
->stat
= SAS_OPEN_REJECT
;
3017 ts
->open_rej_reason
= SAS_OREJ_WRONG_DEST
;
3019 case IO_XFER_ERROR_RX_FRAME
:
3020 PM8001_IO_DBG(pm8001_ha
,
3021 pm8001_printk("IO_XFER_ERROR_RX_FRAME\n"));
3022 ts
->resp
= SAS_TASK_COMPLETE
;
3023 ts
->stat
= SAS_DEV_NO_RESPONSE
;
3025 case IO_XFER_OPEN_RETRY_TIMEOUT
:
3026 PM8001_IO_DBG(pm8001_ha
,
3027 pm8001_printk("IO_XFER_OPEN_RETRY_TIMEOUT\n"));
3028 ts
->resp
= SAS_TASK_COMPLETE
;
3029 ts
->stat
= SAS_OPEN_REJECT
;
3030 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
3032 case IO_ERROR_INTERNAL_SMP_RESOURCE
:
3033 PM8001_IO_DBG(pm8001_ha
,
3034 pm8001_printk("IO_ERROR_INTERNAL_SMP_RESOURCE\n"));
3035 ts
->resp
= SAS_TASK_COMPLETE
;
3036 ts
->stat
= SAS_QUEUE_FULL
;
3038 case IO_PORT_IN_RESET
:
3039 PM8001_IO_DBG(pm8001_ha
,
3040 pm8001_printk("IO_PORT_IN_RESET\n"));
3041 ts
->resp
= SAS_TASK_COMPLETE
;
3042 ts
->stat
= SAS_OPEN_REJECT
;
3043 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
3045 case IO_DS_NON_OPERATIONAL
:
3046 PM8001_IO_DBG(pm8001_ha
,
3047 pm8001_printk("IO_DS_NON_OPERATIONAL\n"));
3048 ts
->resp
= SAS_TASK_COMPLETE
;
3049 ts
->stat
= SAS_DEV_NO_RESPONSE
;
3051 case IO_DS_IN_RECOVERY
:
3052 PM8001_IO_DBG(pm8001_ha
,
3053 pm8001_printk("IO_DS_IN_RECOVERY\n"));
3054 ts
->resp
= SAS_TASK_COMPLETE
;
3055 ts
->stat
= SAS_OPEN_REJECT
;
3056 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
3058 case IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY
:
3059 PM8001_IO_DBG(pm8001_ha
,
3060 pm8001_printk("IO_OPEN_CNX_ERROR_HW_RESOURCE_BUSY\n"));
3061 ts
->resp
= SAS_TASK_COMPLETE
;
3062 ts
->stat
= SAS_OPEN_REJECT
;
3063 ts
->open_rej_reason
= SAS_OREJ_RSVD_RETRY
;
3066 PM8001_IO_DBG(pm8001_ha
,
3067 pm8001_printk("Unknown status 0x%x\n", status
));
3068 ts
->resp
= SAS_TASK_COMPLETE
;
3069 ts
->stat
= SAS_DEV_NO_RESPONSE
;
3070 /* not allowed case. Therefore, return failed status */
3073 spin_lock_irqsave(&t
->task_state_lock
, flags
);
3074 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
3075 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
3076 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
3077 if (unlikely((t
->task_state_flags
& SAS_TASK_STATE_ABORTED
))) {
3078 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
3079 PM8001_FAIL_DBG(pm8001_ha
, pm8001_printk("task 0x%p done with"
3080 " io_status 0x%x resp 0x%x "
3081 "stat 0x%x but aborted by upper layer!\n",
3082 t
, status
, ts
->resp
, ts
->stat
));
3083 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
3085 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
3086 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
3087 mb();/* in order to force CPU ordering */
3092 void pm8001_mpi_set_dev_state_resp(struct pm8001_hba_info
*pm8001_ha
,
3095 struct set_dev_state_resp
*pPayload
=
3096 (struct set_dev_state_resp
*)(piomb
+ 4);
3097 u32 tag
= le32_to_cpu(pPayload
->tag
);
3098 struct pm8001_ccb_info
*ccb
= &pm8001_ha
->ccb_info
[tag
];
3099 struct pm8001_device
*pm8001_dev
= ccb
->device
;
3100 u32 status
= le32_to_cpu(pPayload
->status
);
3101 u32 device_id
= le32_to_cpu(pPayload
->device_id
);
3102 u8 pds
= le32_to_cpu(pPayload
->pds_nds
) & PDS_BITS
;
3103 u8 nds
= le32_to_cpu(pPayload
->pds_nds
) & NDS_BITS
;
3104 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("Set device id = 0x%x state "
3105 "from 0x%x to 0x%x status = 0x%x!\n",
3106 device_id
, pds
, nds
, status
));
3107 complete(pm8001_dev
->setds_completion
);
3109 ccb
->ccb_tag
= 0xFFFFFFFF;
3110 pm8001_tag_free(pm8001_ha
, tag
);
3113 void pm8001_mpi_set_nvmd_resp(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3115 struct get_nvm_data_resp
*pPayload
=
3116 (struct get_nvm_data_resp
*)(piomb
+ 4);
3117 u32 tag
= le32_to_cpu(pPayload
->tag
);
3118 struct pm8001_ccb_info
*ccb
= &pm8001_ha
->ccb_info
[tag
];
3119 u32 dlen_status
= le32_to_cpu(pPayload
->dlen_status
);
3120 complete(pm8001_ha
->nvmd_completion
);
3121 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("Set nvm data complete!\n"));
3122 if ((dlen_status
& NVMD_STAT
) != 0) {
3123 PM8001_FAIL_DBG(pm8001_ha
,
3124 pm8001_printk("Set nvm data error!\n"));
3128 ccb
->ccb_tag
= 0xFFFFFFFF;
3129 pm8001_tag_free(pm8001_ha
, tag
);
3133 pm8001_mpi_get_nvmd_resp(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3135 struct get_nvm_data_resp
*pPayload
=
3136 (struct get_nvm_data_resp
*)(piomb
+ 4);
3137 u32 tag
= le32_to_cpu(pPayload
->tag
);
3138 struct pm8001_ccb_info
*ccb
= &pm8001_ha
->ccb_info
[tag
];
3139 u32 dlen_status
= le32_to_cpu(pPayload
->dlen_status
);
3140 u32 ir_tds_bn_dps_das_nvm
=
3141 le32_to_cpu(pPayload
->ir_tda_bn_dps_das_nvm
);
3142 void *virt_addr
= pm8001_ha
->memoryMap
.region
[NVMD
].virt_ptr
;
3144 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("Get nvm data complete!\n"));
3145 if ((dlen_status
& NVMD_STAT
) != 0) {
3146 PM8001_FAIL_DBG(pm8001_ha
,
3147 pm8001_printk("Get nvm data error!\n"));
3148 complete(pm8001_ha
->nvmd_completion
);
3152 if (ir_tds_bn_dps_das_nvm
& IPMode
) {
3153 /* indirect mode - IR bit set */
3154 PM8001_MSG_DBG(pm8001_ha
,
3155 pm8001_printk("Get NVMD success, IR=1\n"));
3156 if ((ir_tds_bn_dps_das_nvm
& NVMD_TYPE
) == TWI_DEVICE
) {
3157 if (ir_tds_bn_dps_das_nvm
== 0x80a80200) {
3158 memcpy(pm8001_ha
->sas_addr
,
3159 ((u8
*)virt_addr
+ 4),
3161 PM8001_MSG_DBG(pm8001_ha
,
3162 pm8001_printk("Get SAS address"
3163 " from VPD successfully!\n"));
3165 } else if (((ir_tds_bn_dps_das_nvm
& NVMD_TYPE
) == C_SEEPROM
)
3166 || ((ir_tds_bn_dps_das_nvm
& NVMD_TYPE
) == VPD_FLASH
) ||
3167 ((ir_tds_bn_dps_das_nvm
& NVMD_TYPE
) == EXPAN_ROM
)) {
3169 } else if (((ir_tds_bn_dps_das_nvm
& NVMD_TYPE
) == AAP1_RDUMP
)
3170 || ((ir_tds_bn_dps_das_nvm
& NVMD_TYPE
) == IOP_RDUMP
)) {
3173 /* Should not be happened*/
3174 PM8001_MSG_DBG(pm8001_ha
,
3175 pm8001_printk("(IR=1)Wrong Device type 0x%x\n",
3176 ir_tds_bn_dps_das_nvm
));
3178 } else /* direct mode */{
3179 PM8001_MSG_DBG(pm8001_ha
,
3180 pm8001_printk("Get NVMD success, IR=0, dataLen=%d\n",
3181 (dlen_status
& NVMD_LEN
) >> 24));
3183 kfree(ccb
->fw_control_context
);
3185 ccb
->ccb_tag
= 0xFFFFFFFF;
3186 pm8001_tag_free(pm8001_ha
, tag
);
3187 complete(pm8001_ha
->nvmd_completion
);
3190 int pm8001_mpi_local_phy_ctl(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3192 struct local_phy_ctl_resp
*pPayload
=
3193 (struct local_phy_ctl_resp
*)(piomb
+ 4);
3194 u32 status
= le32_to_cpu(pPayload
->status
);
3195 u32 phy_id
= le32_to_cpu(pPayload
->phyop_phyid
) & ID_BITS
;
3196 u32 phy_op
= le32_to_cpu(pPayload
->phyop_phyid
) & OP_BITS
;
3198 PM8001_MSG_DBG(pm8001_ha
,
3199 pm8001_printk("%x phy execute %x phy op failed!\n",
3202 PM8001_MSG_DBG(pm8001_ha
,
3203 pm8001_printk("%x phy execute %x phy op success!\n",
3209 * pm8001_bytes_dmaed - one of the interface function communication with libsas
3210 * @pm8001_ha: our hba card information
3211 * @i: which phy that received the event.
3213 * when HBA driver received the identify done event or initiate FIS received
3214 * event(for SATA), it will invoke this function to notify the sas layer that
3215 * the sas toplogy has formed, please discover the the whole sas domain,
3216 * while receive a broadcast(change) primitive just tell the sas
3217 * layer to discover the changed domain rather than the whole domain.
3219 void pm8001_bytes_dmaed(struct pm8001_hba_info
*pm8001_ha
, int i
)
3221 struct pm8001_phy
*phy
= &pm8001_ha
->phy
[i
];
3222 struct asd_sas_phy
*sas_phy
= &phy
->sas_phy
;
3223 struct sas_ha_struct
*sas_ha
;
3224 if (!phy
->phy_attached
)
3227 sas_ha
= pm8001_ha
->sas
;
3229 struct sas_phy
*sphy
= sas_phy
->phy
;
3230 sphy
->negotiated_linkrate
= sas_phy
->linkrate
;
3231 sphy
->minimum_linkrate
= phy
->minimum_linkrate
;
3232 sphy
->minimum_linkrate_hw
= SAS_LINK_RATE_1_5_GBPS
;
3233 sphy
->maximum_linkrate
= phy
->maximum_linkrate
;
3234 sphy
->maximum_linkrate_hw
= phy
->maximum_linkrate
;
3237 if (phy
->phy_type
& PORT_TYPE_SAS
) {
3238 struct sas_identify_frame
*id
;
3239 id
= (struct sas_identify_frame
*)phy
->frame_rcvd
;
3240 id
->dev_type
= phy
->identify
.device_type
;
3241 id
->initiator_bits
= SAS_PROTOCOL_ALL
;
3242 id
->target_bits
= phy
->identify
.target_port_protocols
;
3243 } else if (phy
->phy_type
& PORT_TYPE_SATA
) {
3246 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("phy %d byte dmaded.\n", i
));
3248 sas_phy
->frame_rcvd_size
= phy
->frame_rcvd_size
;
3249 pm8001_ha
->sas
->notify_port_event(sas_phy
, PORTE_BYTES_DMAED
);
3252 /* Get the link rate speed */
3253 void pm8001_get_lrate_mode(struct pm8001_phy
*phy
, u8 link_rate
)
3255 struct sas_phy
*sas_phy
= phy
->sas_phy
.phy
;
3257 switch (link_rate
) {
3259 phy
->sas_phy
.linkrate
= SAS_LINK_RATE_6_0_GBPS
;
3260 phy
->sas_phy
.phy
->negotiated_linkrate
= SAS_LINK_RATE_6_0_GBPS
;
3263 phy
->sas_phy
.linkrate
= SAS_LINK_RATE_3_0_GBPS
;
3264 phy
->sas_phy
.phy
->negotiated_linkrate
= SAS_LINK_RATE_3_0_GBPS
;
3267 phy
->sas_phy
.linkrate
= SAS_LINK_RATE_1_5_GBPS
;
3268 phy
->sas_phy
.phy
->negotiated_linkrate
= SAS_LINK_RATE_1_5_GBPS
;
3271 sas_phy
->negotiated_linkrate
= phy
->sas_phy
.linkrate
;
3272 sas_phy
->maximum_linkrate_hw
= SAS_LINK_RATE_6_0_GBPS
;
3273 sas_phy
->minimum_linkrate_hw
= SAS_LINK_RATE_1_5_GBPS
;
3274 sas_phy
->maximum_linkrate
= SAS_LINK_RATE_6_0_GBPS
;
3275 sas_phy
->minimum_linkrate
= SAS_LINK_RATE_1_5_GBPS
;
3279 * asd_get_attached_sas_addr -- extract/generate attached SAS address
3280 * @phy: pointer to asd_phy
3281 * @sas_addr: pointer to buffer where the SAS address is to be written
3283 * This function extracts the SAS address from an IDENTIFY frame
3284 * received. If OOB is SATA, then a SAS address is generated from the
3287 * LOCKING: the frame_rcvd_lock needs to be held since this parses the frame
3290 void pm8001_get_attached_sas_addr(struct pm8001_phy
*phy
,
3293 if (phy
->sas_phy
.frame_rcvd
[0] == 0x34
3294 && phy
->sas_phy
.oob_mode
== SATA_OOB_MODE
) {
3295 struct pm8001_hba_info
*pm8001_ha
= phy
->sas_phy
.ha
->lldd_ha
;
3296 /* FIS device-to-host */
3297 u64 addr
= be64_to_cpu(*(__be64
*)pm8001_ha
->sas_addr
);
3298 addr
+= phy
->sas_phy
.id
;
3299 *(__be64
*)sas_addr
= cpu_to_be64(addr
);
3301 struct sas_identify_frame
*idframe
=
3302 (void *) phy
->sas_phy
.frame_rcvd
;
3303 memcpy(sas_addr
, idframe
->sas_addr
, SAS_ADDR_SIZE
);
3308 * pm8001_hw_event_ack_req- For PM8001,some events need to acknowage to FW.
3309 * @pm8001_ha: our hba card information
3310 * @Qnum: the outbound queue message number.
3311 * @SEA: source of event to ack
3312 * @port_id: port id.
3314 * @param0: parameter 0.
3315 * @param1: parameter 1.
3317 static void pm8001_hw_event_ack_req(struct pm8001_hba_info
*pm8001_ha
,
3318 u32 Qnum
, u32 SEA
, u32 port_id
, u32 phyId
, u32 param0
, u32 param1
)
3320 struct hw_event_ack_req payload
;
3321 u32 opc
= OPC_INB_SAS_HW_EVENT_ACK
;
3323 struct inbound_queue_table
*circularQ
;
3325 memset((u8
*)&payload
, 0, sizeof(payload
));
3326 circularQ
= &pm8001_ha
->inbnd_q_tbl
[Qnum
];
3327 payload
.tag
= cpu_to_le32(1);
3328 payload
.sea_phyid_portid
= cpu_to_le32(((SEA
& 0xFFFF) << 8) |
3329 ((phyId
& 0x0F) << 4) | (port_id
& 0x0F));
3330 payload
.param0
= cpu_to_le32(param0
);
3331 payload
.param1
= cpu_to_le32(param1
);
3332 pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
3335 static int pm8001_chip_phy_ctl_req(struct pm8001_hba_info
*pm8001_ha
,
3336 u32 phyId
, u32 phy_op
);
3339 * hw_event_sas_phy_up -FW tells me a SAS phy up event.
3340 * @pm8001_ha: our hba card information
3341 * @piomb: IO message buffer
3344 hw_event_sas_phy_up(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3346 struct hw_event_resp
*pPayload
=
3347 (struct hw_event_resp
*)(piomb
+ 4);
3348 u32 lr_evt_status_phyid_portid
=
3349 le32_to_cpu(pPayload
->lr_evt_status_phyid_portid
);
3351 (u8
)((lr_evt_status_phyid_portid
& 0xF0000000) >> 28);
3352 u8 port_id
= (u8
)(lr_evt_status_phyid_portid
& 0x0000000F);
3354 (u8
)((lr_evt_status_phyid_portid
& 0x000000F0) >> 4);
3355 u32 npip_portstate
= le32_to_cpu(pPayload
->npip_portstate
);
3356 u8 portstate
= (u8
)(npip_portstate
& 0x0000000F);
3357 struct pm8001_port
*port
= &pm8001_ha
->port
[port_id
];
3358 struct sas_ha_struct
*sas_ha
= pm8001_ha
->sas
;
3359 struct pm8001_phy
*phy
= &pm8001_ha
->phy
[phy_id
];
3360 unsigned long flags
;
3361 u8 deviceType
= pPayload
->sas_identify
.dev_type
;
3362 port
->port_state
= portstate
;
3363 phy
->phy_state
= PHY_STATE_LINK_UP_SPC
;
3364 PM8001_MSG_DBG(pm8001_ha
,
3365 pm8001_printk("HW_EVENT_SAS_PHY_UP port id = %d, phy id = %d\n",
3368 switch (deviceType
) {
3369 case SAS_PHY_UNUSED
:
3370 PM8001_MSG_DBG(pm8001_ha
,
3371 pm8001_printk("device type no device.\n"));
3373 case SAS_END_DEVICE
:
3374 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("end device.\n"));
3375 pm8001_chip_phy_ctl_req(pm8001_ha
, phy_id
,
3376 PHY_NOTIFY_ENABLE_SPINUP
);
3377 port
->port_attached
= 1;
3378 pm8001_get_lrate_mode(phy
, link_rate
);
3380 case SAS_EDGE_EXPANDER_DEVICE
:
3381 PM8001_MSG_DBG(pm8001_ha
,
3382 pm8001_printk("expander device.\n"));
3383 port
->port_attached
= 1;
3384 pm8001_get_lrate_mode(phy
, link_rate
);
3386 case SAS_FANOUT_EXPANDER_DEVICE
:
3387 PM8001_MSG_DBG(pm8001_ha
,
3388 pm8001_printk("fanout expander device.\n"));
3389 port
->port_attached
= 1;
3390 pm8001_get_lrate_mode(phy
, link_rate
);
3393 PM8001_MSG_DBG(pm8001_ha
,
3394 pm8001_printk("unknown device type(%x)\n", deviceType
));
3397 phy
->phy_type
|= PORT_TYPE_SAS
;
3398 phy
->identify
.device_type
= deviceType
;
3399 phy
->phy_attached
= 1;
3400 if (phy
->identify
.device_type
== SAS_END_DEVICE
)
3401 phy
->identify
.target_port_protocols
= SAS_PROTOCOL_SSP
;
3402 else if (phy
->identify
.device_type
!= SAS_PHY_UNUSED
)
3403 phy
->identify
.target_port_protocols
= SAS_PROTOCOL_SMP
;
3404 phy
->sas_phy
.oob_mode
= SAS_OOB_MODE
;
3405 sas_ha
->notify_phy_event(&phy
->sas_phy
, PHYE_OOB_DONE
);
3406 spin_lock_irqsave(&phy
->sas_phy
.frame_rcvd_lock
, flags
);
3407 memcpy(phy
->frame_rcvd
, &pPayload
->sas_identify
,
3408 sizeof(struct sas_identify_frame
)-4);
3409 phy
->frame_rcvd_size
= sizeof(struct sas_identify_frame
) - 4;
3410 pm8001_get_attached_sas_addr(phy
, phy
->sas_phy
.attached_sas_addr
);
3411 spin_unlock_irqrestore(&phy
->sas_phy
.frame_rcvd_lock
, flags
);
3412 if (pm8001_ha
->flags
== PM8001F_RUN_TIME
)
3413 mdelay(200);/*delay a moment to wait disk to spinup*/
3414 pm8001_bytes_dmaed(pm8001_ha
, phy_id
);
3418 * hw_event_sata_phy_up -FW tells me a SATA phy up event.
3419 * @pm8001_ha: our hba card information
3420 * @piomb: IO message buffer
3423 hw_event_sata_phy_up(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3425 struct hw_event_resp
*pPayload
=
3426 (struct hw_event_resp
*)(piomb
+ 4);
3427 u32 lr_evt_status_phyid_portid
=
3428 le32_to_cpu(pPayload
->lr_evt_status_phyid_portid
);
3430 (u8
)((lr_evt_status_phyid_portid
& 0xF0000000) >> 28);
3431 u8 port_id
= (u8
)(lr_evt_status_phyid_portid
& 0x0000000F);
3433 (u8
)((lr_evt_status_phyid_portid
& 0x000000F0) >> 4);
3434 u32 npip_portstate
= le32_to_cpu(pPayload
->npip_portstate
);
3435 u8 portstate
= (u8
)(npip_portstate
& 0x0000000F);
3436 struct pm8001_port
*port
= &pm8001_ha
->port
[port_id
];
3437 struct sas_ha_struct
*sas_ha
= pm8001_ha
->sas
;
3438 struct pm8001_phy
*phy
= &pm8001_ha
->phy
[phy_id
];
3439 unsigned long flags
;
3440 PM8001_MSG_DBG(pm8001_ha
,
3441 pm8001_printk("HW_EVENT_SATA_PHY_UP port id = %d,"
3442 " phy id = %d\n", port_id
, phy_id
));
3443 port
->port_state
= portstate
;
3444 phy
->phy_state
= PHY_STATE_LINK_UP_SPC
;
3445 port
->port_attached
= 1;
3446 pm8001_get_lrate_mode(phy
, link_rate
);
3447 phy
->phy_type
|= PORT_TYPE_SATA
;
3448 phy
->phy_attached
= 1;
3449 phy
->sas_phy
.oob_mode
= SATA_OOB_MODE
;
3450 sas_ha
->notify_phy_event(&phy
->sas_phy
, PHYE_OOB_DONE
);
3451 spin_lock_irqsave(&phy
->sas_phy
.frame_rcvd_lock
, flags
);
3452 memcpy(phy
->frame_rcvd
, ((u8
*)&pPayload
->sata_fis
- 4),
3453 sizeof(struct dev_to_host_fis
));
3454 phy
->frame_rcvd_size
= sizeof(struct dev_to_host_fis
);
3455 phy
->identify
.target_port_protocols
= SAS_PROTOCOL_SATA
;
3456 phy
->identify
.device_type
= SAS_SATA_DEV
;
3457 pm8001_get_attached_sas_addr(phy
, phy
->sas_phy
.attached_sas_addr
);
3458 spin_unlock_irqrestore(&phy
->sas_phy
.frame_rcvd_lock
, flags
);
3459 pm8001_bytes_dmaed(pm8001_ha
, phy_id
);
3463 * hw_event_phy_down -we should notify the libsas the phy is down.
3464 * @pm8001_ha: our hba card information
3465 * @piomb: IO message buffer
3468 hw_event_phy_down(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3470 struct hw_event_resp
*pPayload
=
3471 (struct hw_event_resp
*)(piomb
+ 4);
3472 u32 lr_evt_status_phyid_portid
=
3473 le32_to_cpu(pPayload
->lr_evt_status_phyid_portid
);
3474 u8 port_id
= (u8
)(lr_evt_status_phyid_portid
& 0x0000000F);
3476 (u8
)((lr_evt_status_phyid_portid
& 0x000000F0) >> 4);
3477 u32 npip_portstate
= le32_to_cpu(pPayload
->npip_portstate
);
3478 u8 portstate
= (u8
)(npip_portstate
& 0x0000000F);
3479 struct pm8001_port
*port
= &pm8001_ha
->port
[port_id
];
3480 struct pm8001_phy
*phy
= &pm8001_ha
->phy
[phy_id
];
3481 port
->port_state
= portstate
;
3483 phy
->identify
.device_type
= 0;
3484 phy
->phy_attached
= 0;
3485 memset(&phy
->dev_sas_addr
, 0, SAS_ADDR_SIZE
);
3486 switch (portstate
) {
3490 PM8001_MSG_DBG(pm8001_ha
,
3491 pm8001_printk(" PortInvalid portID %d\n", port_id
));
3492 PM8001_MSG_DBG(pm8001_ha
,
3493 pm8001_printk(" Last phy Down and port invalid\n"));
3494 port
->port_attached
= 0;
3495 pm8001_hw_event_ack_req(pm8001_ha
, 0, HW_EVENT_PHY_DOWN
,
3496 port_id
, phy_id
, 0, 0);
3499 PM8001_MSG_DBG(pm8001_ha
,
3500 pm8001_printk(" Port In Reset portID %d\n", port_id
));
3502 case PORT_NOT_ESTABLISHED
:
3503 PM8001_MSG_DBG(pm8001_ha
,
3504 pm8001_printk(" phy Down and PORT_NOT_ESTABLISHED\n"));
3505 port
->port_attached
= 0;
3508 PM8001_MSG_DBG(pm8001_ha
,
3509 pm8001_printk(" phy Down and PORT_LOSTCOMM\n"));
3510 PM8001_MSG_DBG(pm8001_ha
,
3511 pm8001_printk(" Last phy Down and port invalid\n"));
3512 port
->port_attached
= 0;
3513 pm8001_hw_event_ack_req(pm8001_ha
, 0, HW_EVENT_PHY_DOWN
,
3514 port_id
, phy_id
, 0, 0);
3517 port
->port_attached
= 0;
3518 PM8001_MSG_DBG(pm8001_ha
,
3519 pm8001_printk(" phy Down and(default) = %x\n",
3527 * pm8001_mpi_reg_resp -process register device ID response.
3528 * @pm8001_ha: our hba card information
3529 * @piomb: IO message buffer
3531 * when sas layer find a device it will notify LLDD, then the driver register
3532 * the domain device to FW, this event is the return device ID which the FW
3533 * has assigned, from now,inter-communication with FW is no longer using the
3534 * SAS address, use device ID which FW assigned.
3536 int pm8001_mpi_reg_resp(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3541 struct pm8001_ccb_info
*ccb
;
3542 struct pm8001_device
*pm8001_dev
;
3543 struct dev_reg_resp
*registerRespPayload
=
3544 (struct dev_reg_resp
*)(piomb
+ 4);
3546 htag
= le32_to_cpu(registerRespPayload
->tag
);
3547 ccb
= &pm8001_ha
->ccb_info
[htag
];
3548 pm8001_dev
= ccb
->device
;
3549 status
= le32_to_cpu(registerRespPayload
->status
);
3550 device_id
= le32_to_cpu(registerRespPayload
->device_id
);
3551 PM8001_MSG_DBG(pm8001_ha
,
3552 pm8001_printk(" register device is status = %d\n", status
));
3554 case DEVREG_SUCCESS
:
3555 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("DEVREG_SUCCESS\n"));
3556 pm8001_dev
->device_id
= device_id
;
3558 case DEVREG_FAILURE_OUT_OF_RESOURCE
:
3559 PM8001_MSG_DBG(pm8001_ha
,
3560 pm8001_printk("DEVREG_FAILURE_OUT_OF_RESOURCE\n"));
3562 case DEVREG_FAILURE_DEVICE_ALREADY_REGISTERED
:
3563 PM8001_MSG_DBG(pm8001_ha
,
3564 pm8001_printk("DEVREG_FAILURE_DEVICE_ALREADY_REGISTERED\n"));
3566 case DEVREG_FAILURE_INVALID_PHY_ID
:
3567 PM8001_MSG_DBG(pm8001_ha
,
3568 pm8001_printk("DEVREG_FAILURE_INVALID_PHY_ID\n"));
3570 case DEVREG_FAILURE_PHY_ID_ALREADY_REGISTERED
:
3571 PM8001_MSG_DBG(pm8001_ha
,
3572 pm8001_printk("DEVREG_FAILURE_PHY_ID_ALREADY_REGISTERED\n"));
3574 case DEVREG_FAILURE_PORT_ID_OUT_OF_RANGE
:
3575 PM8001_MSG_DBG(pm8001_ha
,
3576 pm8001_printk("DEVREG_FAILURE_PORT_ID_OUT_OF_RANGE\n"));
3578 case DEVREG_FAILURE_PORT_NOT_VALID_STATE
:
3579 PM8001_MSG_DBG(pm8001_ha
,
3580 pm8001_printk("DEVREG_FAILURE_PORT_NOT_VALID_STATE\n"));
3582 case DEVREG_FAILURE_DEVICE_TYPE_NOT_VALID
:
3583 PM8001_MSG_DBG(pm8001_ha
,
3584 pm8001_printk("DEVREG_FAILURE_DEVICE_TYPE_NOT_VALID\n"));
3587 PM8001_MSG_DBG(pm8001_ha
,
3588 pm8001_printk("DEVREG_FAILURE_DEVICE_TYPE_NOT_UNSORPORTED\n"));
3591 complete(pm8001_dev
->dcompletion
);
3593 ccb
->ccb_tag
= 0xFFFFFFFF;
3594 pm8001_tag_free(pm8001_ha
, htag
);
3598 int pm8001_mpi_dereg_resp(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3602 struct dev_reg_resp
*registerRespPayload
=
3603 (struct dev_reg_resp
*)(piomb
+ 4);
3605 status
= le32_to_cpu(registerRespPayload
->status
);
3606 device_id
= le32_to_cpu(registerRespPayload
->device_id
);
3608 PM8001_MSG_DBG(pm8001_ha
,
3609 pm8001_printk(" deregister device failed ,status = %x"
3610 ", device_id = %x\n", status
, device_id
));
3615 * fw_flash_update_resp - Response from FW for flash update command.
3616 * @pm8001_ha: our hba card information
3617 * @piomb: IO message buffer
3619 int pm8001_mpi_fw_flash_update_resp(struct pm8001_hba_info
*pm8001_ha
,
3623 struct fw_flash_Update_resp
*ppayload
=
3624 (struct fw_flash_Update_resp
*)(piomb
+ 4);
3625 u32 tag
= le32_to_cpu(ppayload
->tag
);
3626 struct pm8001_ccb_info
*ccb
= &pm8001_ha
->ccb_info
[tag
];
3627 status
= le32_to_cpu(ppayload
->status
);
3629 case FLASH_UPDATE_COMPLETE_PENDING_REBOOT
:
3630 PM8001_MSG_DBG(pm8001_ha
,
3631 pm8001_printk(": FLASH_UPDATE_COMPLETE_PENDING_REBOOT\n"));
3633 case FLASH_UPDATE_IN_PROGRESS
:
3634 PM8001_MSG_DBG(pm8001_ha
,
3635 pm8001_printk(": FLASH_UPDATE_IN_PROGRESS\n"));
3637 case FLASH_UPDATE_HDR_ERR
:
3638 PM8001_MSG_DBG(pm8001_ha
,
3639 pm8001_printk(": FLASH_UPDATE_HDR_ERR\n"));
3641 case FLASH_UPDATE_OFFSET_ERR
:
3642 PM8001_MSG_DBG(pm8001_ha
,
3643 pm8001_printk(": FLASH_UPDATE_OFFSET_ERR\n"));
3645 case FLASH_UPDATE_CRC_ERR
:
3646 PM8001_MSG_DBG(pm8001_ha
,
3647 pm8001_printk(": FLASH_UPDATE_CRC_ERR\n"));
3649 case FLASH_UPDATE_LENGTH_ERR
:
3650 PM8001_MSG_DBG(pm8001_ha
,
3651 pm8001_printk(": FLASH_UPDATE_LENGTH_ERR\n"));
3653 case FLASH_UPDATE_HW_ERR
:
3654 PM8001_MSG_DBG(pm8001_ha
,
3655 pm8001_printk(": FLASH_UPDATE_HW_ERR\n"));
3657 case FLASH_UPDATE_DNLD_NOT_SUPPORTED
:
3658 PM8001_MSG_DBG(pm8001_ha
,
3659 pm8001_printk(": FLASH_UPDATE_DNLD_NOT_SUPPORTED\n"));
3661 case FLASH_UPDATE_DISABLED
:
3662 PM8001_MSG_DBG(pm8001_ha
,
3663 pm8001_printk(": FLASH_UPDATE_DISABLED\n"));
3666 PM8001_MSG_DBG(pm8001_ha
,
3667 pm8001_printk("No matched status = %d\n", status
));
3670 kfree(ccb
->fw_control_context
);
3672 ccb
->ccb_tag
= 0xFFFFFFFF;
3673 pm8001_tag_free(pm8001_ha
, tag
);
3674 complete(pm8001_ha
->nvmd_completion
);
3678 int pm8001_mpi_general_event(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3682 struct general_event_resp
*pPayload
=
3683 (struct general_event_resp
*)(piomb
+ 4);
3684 status
= le32_to_cpu(pPayload
->status
);
3685 PM8001_MSG_DBG(pm8001_ha
,
3686 pm8001_printk(" status = 0x%x\n", status
));
3687 for (i
= 0; i
< GENERAL_EVENT_PAYLOAD
; i
++)
3688 PM8001_MSG_DBG(pm8001_ha
,
3689 pm8001_printk("inb_IOMB_payload[0x%x] 0x%x,\n", i
,
3690 pPayload
->inb_IOMB_payload
[i
]));
3694 int pm8001_mpi_task_abort_resp(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3697 struct pm8001_ccb_info
*ccb
;
3698 unsigned long flags
;
3701 struct task_status_struct
*ts
;
3702 struct pm8001_device
*pm8001_dev
;
3704 struct task_abort_resp
*pPayload
=
3705 (struct task_abort_resp
*)(piomb
+ 4);
3707 status
= le32_to_cpu(pPayload
->status
);
3708 tag
= le32_to_cpu(pPayload
->tag
);
3710 PM8001_FAIL_DBG(pm8001_ha
,
3711 pm8001_printk(" TAG NULL. RETURNING !!!"));
3715 scp
= le32_to_cpu(pPayload
->scp
);
3716 ccb
= &pm8001_ha
->ccb_info
[tag
];
3718 pm8001_dev
= ccb
->device
; /* retrieve device */
3721 PM8001_FAIL_DBG(pm8001_ha
,
3722 pm8001_printk(" TASK NULL. RETURNING !!!"));
3725 ts
= &t
->task_status
;
3727 PM8001_FAIL_DBG(pm8001_ha
,
3728 pm8001_printk("task abort failed status 0x%x ,"
3729 "tag = 0x%x, scp= 0x%x\n", status
, tag
, scp
));
3732 PM8001_EH_DBG(pm8001_ha
, pm8001_printk("IO_SUCCESS\n"));
3733 ts
->resp
= SAS_TASK_COMPLETE
;
3734 ts
->stat
= SAM_STAT_GOOD
;
3737 PM8001_EH_DBG(pm8001_ha
, pm8001_printk("IO_NOT_VALID\n"));
3738 ts
->resp
= TMF_RESP_FUNC_FAILED
;
3741 spin_lock_irqsave(&t
->task_state_lock
, flags
);
3742 t
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
3743 t
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
3744 t
->task_state_flags
|= SAS_TASK_STATE_DONE
;
3745 spin_unlock_irqrestore(&t
->task_state_lock
, flags
);
3746 pm8001_ccb_task_free(pm8001_ha
, t
, ccb
, tag
);
3749 if (pm8001_dev
->id
& NCQ_ABORT_ALL_FLAG
) {
3750 pm8001_tag_free(pm8001_ha
, tag
);
3752 /* clear the flag */
3753 pm8001_dev
->id
&= 0xBFFFFFFF;
3761 * mpi_hw_event -The hw event has come.
3762 * @pm8001_ha: our hba card information
3763 * @piomb: IO message buffer
3765 static int mpi_hw_event(struct pm8001_hba_info
*pm8001_ha
, void* piomb
)
3767 unsigned long flags
;
3768 struct hw_event_resp
*pPayload
=
3769 (struct hw_event_resp
*)(piomb
+ 4);
3770 u32 lr_evt_status_phyid_portid
=
3771 le32_to_cpu(pPayload
->lr_evt_status_phyid_portid
);
3772 u8 port_id
= (u8
)(lr_evt_status_phyid_portid
& 0x0000000F);
3774 (u8
)((lr_evt_status_phyid_portid
& 0x000000F0) >> 4);
3776 (u16
)((lr_evt_status_phyid_portid
& 0x00FFFF00) >> 8);
3778 (u8
)((lr_evt_status_phyid_portid
& 0x0F000000) >> 24);
3779 struct sas_ha_struct
*sas_ha
= pm8001_ha
->sas
;
3780 struct pm8001_phy
*phy
= &pm8001_ha
->phy
[phy_id
];
3781 struct asd_sas_phy
*sas_phy
= sas_ha
->sas_phy
[phy_id
];
3782 PM8001_MSG_DBG(pm8001_ha
,
3783 pm8001_printk("outbound queue HW event & event type : "));
3784 switch (eventType
) {
3785 case HW_EVENT_PHY_START_STATUS
:
3786 PM8001_MSG_DBG(pm8001_ha
,
3787 pm8001_printk("HW_EVENT_PHY_START_STATUS"
3788 " status = %x\n", status
));
3791 if (pm8001_ha
->flags
== PM8001F_RUN_TIME
)
3792 complete(phy
->enable_completion
);
3795 case HW_EVENT_SAS_PHY_UP
:
3796 PM8001_MSG_DBG(pm8001_ha
,
3797 pm8001_printk("HW_EVENT_PHY_START_STATUS\n"));
3798 hw_event_sas_phy_up(pm8001_ha
, piomb
);
3800 case HW_EVENT_SATA_PHY_UP
:
3801 PM8001_MSG_DBG(pm8001_ha
,
3802 pm8001_printk("HW_EVENT_SATA_PHY_UP\n"));
3803 hw_event_sata_phy_up(pm8001_ha
, piomb
);
3805 case HW_EVENT_PHY_STOP_STATUS
:
3806 PM8001_MSG_DBG(pm8001_ha
,
3807 pm8001_printk("HW_EVENT_PHY_STOP_STATUS "
3808 "status = %x\n", status
));
3812 case HW_EVENT_SATA_SPINUP_HOLD
:
3813 PM8001_MSG_DBG(pm8001_ha
,
3814 pm8001_printk("HW_EVENT_SATA_SPINUP_HOLD\n"));
3815 sas_ha
->notify_phy_event(&phy
->sas_phy
, PHYE_SPINUP_HOLD
);
3817 case HW_EVENT_PHY_DOWN
:
3818 PM8001_MSG_DBG(pm8001_ha
,
3819 pm8001_printk("HW_EVENT_PHY_DOWN\n"));
3820 sas_ha
->notify_phy_event(&phy
->sas_phy
, PHYE_LOSS_OF_SIGNAL
);
3821 phy
->phy_attached
= 0;
3823 hw_event_phy_down(pm8001_ha
, piomb
);
3825 case HW_EVENT_PORT_INVALID
:
3826 PM8001_MSG_DBG(pm8001_ha
,
3827 pm8001_printk("HW_EVENT_PORT_INVALID\n"));
3828 sas_phy_disconnected(sas_phy
);
3829 phy
->phy_attached
= 0;
3830 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3832 /* the broadcast change primitive received, tell the LIBSAS this event
3833 to revalidate the sas domain*/
3834 case HW_EVENT_BROADCAST_CHANGE
:
3835 PM8001_MSG_DBG(pm8001_ha
,
3836 pm8001_printk("HW_EVENT_BROADCAST_CHANGE\n"));
3837 pm8001_hw_event_ack_req(pm8001_ha
, 0, HW_EVENT_BROADCAST_CHANGE
,
3838 port_id
, phy_id
, 1, 0);
3839 spin_lock_irqsave(&sas_phy
->sas_prim_lock
, flags
);
3840 sas_phy
->sas_prim
= HW_EVENT_BROADCAST_CHANGE
;
3841 spin_unlock_irqrestore(&sas_phy
->sas_prim_lock
, flags
);
3842 sas_ha
->notify_port_event(sas_phy
, PORTE_BROADCAST_RCVD
);
3844 case HW_EVENT_PHY_ERROR
:
3845 PM8001_MSG_DBG(pm8001_ha
,
3846 pm8001_printk("HW_EVENT_PHY_ERROR\n"));
3847 sas_phy_disconnected(&phy
->sas_phy
);
3848 phy
->phy_attached
= 0;
3849 sas_ha
->notify_phy_event(&phy
->sas_phy
, PHYE_OOB_ERROR
);
3851 case HW_EVENT_BROADCAST_EXP
:
3852 PM8001_MSG_DBG(pm8001_ha
,
3853 pm8001_printk("HW_EVENT_BROADCAST_EXP\n"));
3854 spin_lock_irqsave(&sas_phy
->sas_prim_lock
, flags
);
3855 sas_phy
->sas_prim
= HW_EVENT_BROADCAST_EXP
;
3856 spin_unlock_irqrestore(&sas_phy
->sas_prim_lock
, flags
);
3857 sas_ha
->notify_port_event(sas_phy
, PORTE_BROADCAST_RCVD
);
3859 case HW_EVENT_LINK_ERR_INVALID_DWORD
:
3860 PM8001_MSG_DBG(pm8001_ha
,
3861 pm8001_printk("HW_EVENT_LINK_ERR_INVALID_DWORD\n"));
3862 pm8001_hw_event_ack_req(pm8001_ha
, 0,
3863 HW_EVENT_LINK_ERR_INVALID_DWORD
, port_id
, phy_id
, 0, 0);
3864 sas_phy_disconnected(sas_phy
);
3865 phy
->phy_attached
= 0;
3866 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3868 case HW_EVENT_LINK_ERR_DISPARITY_ERROR
:
3869 PM8001_MSG_DBG(pm8001_ha
,
3870 pm8001_printk("HW_EVENT_LINK_ERR_DISPARITY_ERROR\n"));
3871 pm8001_hw_event_ack_req(pm8001_ha
, 0,
3872 HW_EVENT_LINK_ERR_DISPARITY_ERROR
,
3873 port_id
, phy_id
, 0, 0);
3874 sas_phy_disconnected(sas_phy
);
3875 phy
->phy_attached
= 0;
3876 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3878 case HW_EVENT_LINK_ERR_CODE_VIOLATION
:
3879 PM8001_MSG_DBG(pm8001_ha
,
3880 pm8001_printk("HW_EVENT_LINK_ERR_CODE_VIOLATION\n"));
3881 pm8001_hw_event_ack_req(pm8001_ha
, 0,
3882 HW_EVENT_LINK_ERR_CODE_VIOLATION
,
3883 port_id
, phy_id
, 0, 0);
3884 sas_phy_disconnected(sas_phy
);
3885 phy
->phy_attached
= 0;
3886 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3888 case HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH
:
3889 PM8001_MSG_DBG(pm8001_ha
,
3890 pm8001_printk("HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH\n"));
3891 pm8001_hw_event_ack_req(pm8001_ha
, 0,
3892 HW_EVENT_LINK_ERR_LOSS_OF_DWORD_SYNCH
,
3893 port_id
, phy_id
, 0, 0);
3894 sas_phy_disconnected(sas_phy
);
3895 phy
->phy_attached
= 0;
3896 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3898 case HW_EVENT_MALFUNCTION
:
3899 PM8001_MSG_DBG(pm8001_ha
,
3900 pm8001_printk("HW_EVENT_MALFUNCTION\n"));
3902 case HW_EVENT_BROADCAST_SES
:
3903 PM8001_MSG_DBG(pm8001_ha
,
3904 pm8001_printk("HW_EVENT_BROADCAST_SES\n"));
3905 spin_lock_irqsave(&sas_phy
->sas_prim_lock
, flags
);
3906 sas_phy
->sas_prim
= HW_EVENT_BROADCAST_SES
;
3907 spin_unlock_irqrestore(&sas_phy
->sas_prim_lock
, flags
);
3908 sas_ha
->notify_port_event(sas_phy
, PORTE_BROADCAST_RCVD
);
3910 case HW_EVENT_INBOUND_CRC_ERROR
:
3911 PM8001_MSG_DBG(pm8001_ha
,
3912 pm8001_printk("HW_EVENT_INBOUND_CRC_ERROR\n"));
3913 pm8001_hw_event_ack_req(pm8001_ha
, 0,
3914 HW_EVENT_INBOUND_CRC_ERROR
,
3915 port_id
, phy_id
, 0, 0);
3917 case HW_EVENT_HARD_RESET_RECEIVED
:
3918 PM8001_MSG_DBG(pm8001_ha
,
3919 pm8001_printk("HW_EVENT_HARD_RESET_RECEIVED\n"));
3920 sas_ha
->notify_port_event(sas_phy
, PORTE_HARD_RESET
);
3922 case HW_EVENT_ID_FRAME_TIMEOUT
:
3923 PM8001_MSG_DBG(pm8001_ha
,
3924 pm8001_printk("HW_EVENT_ID_FRAME_TIMEOUT\n"));
3925 sas_phy_disconnected(sas_phy
);
3926 phy
->phy_attached
= 0;
3927 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3929 case HW_EVENT_LINK_ERR_PHY_RESET_FAILED
:
3930 PM8001_MSG_DBG(pm8001_ha
,
3931 pm8001_printk("HW_EVENT_LINK_ERR_PHY_RESET_FAILED\n"));
3932 pm8001_hw_event_ack_req(pm8001_ha
, 0,
3933 HW_EVENT_LINK_ERR_PHY_RESET_FAILED
,
3934 port_id
, phy_id
, 0, 0);
3935 sas_phy_disconnected(sas_phy
);
3936 phy
->phy_attached
= 0;
3937 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3939 case HW_EVENT_PORT_RESET_TIMER_TMO
:
3940 PM8001_MSG_DBG(pm8001_ha
,
3941 pm8001_printk("HW_EVENT_PORT_RESET_TIMER_TMO\n"));
3942 sas_phy_disconnected(sas_phy
);
3943 phy
->phy_attached
= 0;
3944 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3946 case HW_EVENT_PORT_RECOVERY_TIMER_TMO
:
3947 PM8001_MSG_DBG(pm8001_ha
,
3948 pm8001_printk("HW_EVENT_PORT_RECOVERY_TIMER_TMO\n"));
3949 sas_phy_disconnected(sas_phy
);
3950 phy
->phy_attached
= 0;
3951 sas_ha
->notify_port_event(sas_phy
, PORTE_LINK_RESET_ERR
);
3953 case HW_EVENT_PORT_RECOVER
:
3954 PM8001_MSG_DBG(pm8001_ha
,
3955 pm8001_printk("HW_EVENT_PORT_RECOVER\n"));
3957 case HW_EVENT_PORT_RESET_COMPLETE
:
3958 PM8001_MSG_DBG(pm8001_ha
,
3959 pm8001_printk("HW_EVENT_PORT_RESET_COMPLETE\n"));
3961 case EVENT_BROADCAST_ASYNCH_EVENT
:
3962 PM8001_MSG_DBG(pm8001_ha
,
3963 pm8001_printk("EVENT_BROADCAST_ASYNCH_EVENT\n"));
3966 PM8001_MSG_DBG(pm8001_ha
,
3967 pm8001_printk("Unknown event type = %x\n", eventType
));
3974 * process_one_iomb - process one outbound Queue memory block
3975 * @pm8001_ha: our hba card information
3976 * @piomb: IO message buffer
3978 static void process_one_iomb(struct pm8001_hba_info
*pm8001_ha
, void *piomb
)
3980 __le32 pHeader
= *(__le32
*)piomb
;
3981 u8 opc
= (u8
)((le32_to_cpu(pHeader
)) & 0xFFF);
3983 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("process_one_iomb:"));
3987 PM8001_MSG_DBG(pm8001_ha
, pm8001_printk("OPC_OUB_ECHO\n"));
3989 case OPC_OUB_HW_EVENT
:
3990 PM8001_MSG_DBG(pm8001_ha
,
3991 pm8001_printk("OPC_OUB_HW_EVENT\n"));
3992 mpi_hw_event(pm8001_ha
, piomb
);
3994 case OPC_OUB_SSP_COMP
:
3995 PM8001_MSG_DBG(pm8001_ha
,
3996 pm8001_printk("OPC_OUB_SSP_COMP\n"));
3997 mpi_ssp_completion(pm8001_ha
, piomb
);
3999 case OPC_OUB_SMP_COMP
:
4000 PM8001_MSG_DBG(pm8001_ha
,
4001 pm8001_printk("OPC_OUB_SMP_COMP\n"));
4002 mpi_smp_completion(pm8001_ha
, piomb
);
4004 case OPC_OUB_LOCAL_PHY_CNTRL
:
4005 PM8001_MSG_DBG(pm8001_ha
,
4006 pm8001_printk("OPC_OUB_LOCAL_PHY_CNTRL\n"));
4007 pm8001_mpi_local_phy_ctl(pm8001_ha
, piomb
);
4009 case OPC_OUB_DEV_REGIST
:
4010 PM8001_MSG_DBG(pm8001_ha
,
4011 pm8001_printk("OPC_OUB_DEV_REGIST\n"));
4012 pm8001_mpi_reg_resp(pm8001_ha
, piomb
);
4014 case OPC_OUB_DEREG_DEV
:
4015 PM8001_MSG_DBG(pm8001_ha
,
4016 pm8001_printk("unregister the device\n"));
4017 pm8001_mpi_dereg_resp(pm8001_ha
, piomb
);
4019 case OPC_OUB_GET_DEV_HANDLE
:
4020 PM8001_MSG_DBG(pm8001_ha
,
4021 pm8001_printk("OPC_OUB_GET_DEV_HANDLE\n"));
4023 case OPC_OUB_SATA_COMP
:
4024 PM8001_MSG_DBG(pm8001_ha
,
4025 pm8001_printk("OPC_OUB_SATA_COMP\n"));
4026 mpi_sata_completion(pm8001_ha
, piomb
);
4028 case OPC_OUB_SATA_EVENT
:
4029 PM8001_MSG_DBG(pm8001_ha
,
4030 pm8001_printk("OPC_OUB_SATA_EVENT\n"));
4031 mpi_sata_event(pm8001_ha
, piomb
);
4033 case OPC_OUB_SSP_EVENT
:
4034 PM8001_MSG_DBG(pm8001_ha
,
4035 pm8001_printk("OPC_OUB_SSP_EVENT\n"));
4036 mpi_ssp_event(pm8001_ha
, piomb
);
4038 case OPC_OUB_DEV_HANDLE_ARRIV
:
4039 PM8001_MSG_DBG(pm8001_ha
,
4040 pm8001_printk("OPC_OUB_DEV_HANDLE_ARRIV\n"));
4041 /*This is for target*/
4043 case OPC_OUB_SSP_RECV_EVENT
:
4044 PM8001_MSG_DBG(pm8001_ha
,
4045 pm8001_printk("OPC_OUB_SSP_RECV_EVENT\n"));
4046 /*This is for target*/
4048 case OPC_OUB_DEV_INFO
:
4049 PM8001_MSG_DBG(pm8001_ha
,
4050 pm8001_printk("OPC_OUB_DEV_INFO\n"));
4052 case OPC_OUB_FW_FLASH_UPDATE
:
4053 PM8001_MSG_DBG(pm8001_ha
,
4054 pm8001_printk("OPC_OUB_FW_FLASH_UPDATE\n"));
4055 pm8001_mpi_fw_flash_update_resp(pm8001_ha
, piomb
);
4057 case OPC_OUB_GPIO_RESPONSE
:
4058 PM8001_MSG_DBG(pm8001_ha
,
4059 pm8001_printk("OPC_OUB_GPIO_RESPONSE\n"));
4061 case OPC_OUB_GPIO_EVENT
:
4062 PM8001_MSG_DBG(pm8001_ha
,
4063 pm8001_printk("OPC_OUB_GPIO_EVENT\n"));
4065 case OPC_OUB_GENERAL_EVENT
:
4066 PM8001_MSG_DBG(pm8001_ha
,
4067 pm8001_printk("OPC_OUB_GENERAL_EVENT\n"));
4068 pm8001_mpi_general_event(pm8001_ha
, piomb
);
4070 case OPC_OUB_SSP_ABORT_RSP
:
4071 PM8001_MSG_DBG(pm8001_ha
,
4072 pm8001_printk("OPC_OUB_SSP_ABORT_RSP\n"));
4073 pm8001_mpi_task_abort_resp(pm8001_ha
, piomb
);
4075 case OPC_OUB_SATA_ABORT_RSP
:
4076 PM8001_MSG_DBG(pm8001_ha
,
4077 pm8001_printk("OPC_OUB_SATA_ABORT_RSP\n"));
4078 pm8001_mpi_task_abort_resp(pm8001_ha
, piomb
);
4080 case OPC_OUB_SAS_DIAG_MODE_START_END
:
4081 PM8001_MSG_DBG(pm8001_ha
,
4082 pm8001_printk("OPC_OUB_SAS_DIAG_MODE_START_END\n"));
4084 case OPC_OUB_SAS_DIAG_EXECUTE
:
4085 PM8001_MSG_DBG(pm8001_ha
,
4086 pm8001_printk("OPC_OUB_SAS_DIAG_EXECUTE\n"));
4088 case OPC_OUB_GET_TIME_STAMP
:
4089 PM8001_MSG_DBG(pm8001_ha
,
4090 pm8001_printk("OPC_OUB_GET_TIME_STAMP\n"));
4092 case OPC_OUB_SAS_HW_EVENT_ACK
:
4093 PM8001_MSG_DBG(pm8001_ha
,
4094 pm8001_printk("OPC_OUB_SAS_HW_EVENT_ACK\n"));
4096 case OPC_OUB_PORT_CONTROL
:
4097 PM8001_MSG_DBG(pm8001_ha
,
4098 pm8001_printk("OPC_OUB_PORT_CONTROL\n"));
4100 case OPC_OUB_SMP_ABORT_RSP
:
4101 PM8001_MSG_DBG(pm8001_ha
,
4102 pm8001_printk("OPC_OUB_SMP_ABORT_RSP\n"));
4103 pm8001_mpi_task_abort_resp(pm8001_ha
, piomb
);
4105 case OPC_OUB_GET_NVMD_DATA
:
4106 PM8001_MSG_DBG(pm8001_ha
,
4107 pm8001_printk("OPC_OUB_GET_NVMD_DATA\n"));
4108 pm8001_mpi_get_nvmd_resp(pm8001_ha
, piomb
);
4110 case OPC_OUB_SET_NVMD_DATA
:
4111 PM8001_MSG_DBG(pm8001_ha
,
4112 pm8001_printk("OPC_OUB_SET_NVMD_DATA\n"));
4113 pm8001_mpi_set_nvmd_resp(pm8001_ha
, piomb
);
4115 case OPC_OUB_DEVICE_HANDLE_REMOVAL
:
4116 PM8001_MSG_DBG(pm8001_ha
,
4117 pm8001_printk("OPC_OUB_DEVICE_HANDLE_REMOVAL\n"));
4119 case OPC_OUB_SET_DEVICE_STATE
:
4120 PM8001_MSG_DBG(pm8001_ha
,
4121 pm8001_printk("OPC_OUB_SET_DEVICE_STATE\n"));
4122 pm8001_mpi_set_dev_state_resp(pm8001_ha
, piomb
);
4124 case OPC_OUB_GET_DEVICE_STATE
:
4125 PM8001_MSG_DBG(pm8001_ha
,
4126 pm8001_printk("OPC_OUB_GET_DEVICE_STATE\n"));
4128 case OPC_OUB_SET_DEV_INFO
:
4129 PM8001_MSG_DBG(pm8001_ha
,
4130 pm8001_printk("OPC_OUB_SET_DEV_INFO\n"));
4132 case OPC_OUB_SAS_RE_INITIALIZE
:
4133 PM8001_MSG_DBG(pm8001_ha
,
4134 pm8001_printk("OPC_OUB_SAS_RE_INITIALIZE\n"));
4137 PM8001_MSG_DBG(pm8001_ha
,
4138 pm8001_printk("Unknown outbound Queue IOMB OPC = %x\n",
4144 static int process_oq(struct pm8001_hba_info
*pm8001_ha
, u8 vec
)
4146 struct outbound_queue_table
*circularQ
;
4148 u8
uninitialized_var(bc
);
4149 u32 ret
= MPI_IO_STATUS_FAIL
;
4150 unsigned long flags
;
4152 spin_lock_irqsave(&pm8001_ha
->lock
, flags
);
4153 circularQ
= &pm8001_ha
->outbnd_q_tbl
[vec
];
4155 ret
= pm8001_mpi_msg_consume(pm8001_ha
, circularQ
, &pMsg1
, &bc
);
4156 if (MPI_IO_STATUS_SUCCESS
== ret
) {
4157 /* process the outbound message */
4158 process_one_iomb(pm8001_ha
, (void *)(pMsg1
- 4));
4159 /* free the message from the outbound circular buffer */
4160 pm8001_mpi_msg_free_set(pm8001_ha
, pMsg1
,
4163 if (MPI_IO_STATUS_BUSY
== ret
) {
4164 /* Update the producer index from SPC */
4165 circularQ
->producer_index
=
4166 cpu_to_le32(pm8001_read_32(circularQ
->pi_virt
));
4167 if (le32_to_cpu(circularQ
->producer_index
) ==
4168 circularQ
->consumer_idx
)
4173 spin_unlock_irqrestore(&pm8001_ha
->lock
, flags
);
4177 /* PCI_DMA_... to our direction translation. */
4178 static const u8 data_dir_flags
[] = {
4179 [PCI_DMA_BIDIRECTIONAL
] = DATA_DIR_BYRECIPIENT
,/* UNSPECIFIED */
4180 [PCI_DMA_TODEVICE
] = DATA_DIR_OUT
,/* OUTBOUND */
4181 [PCI_DMA_FROMDEVICE
] = DATA_DIR_IN
,/* INBOUND */
4182 [PCI_DMA_NONE
] = DATA_DIR_NONE
,/* NO TRANSFER */
4185 pm8001_chip_make_sg(struct scatterlist
*scatter
, int nr
, void *prd
)
4188 struct scatterlist
*sg
;
4189 struct pm8001_prd
*buf_prd
= prd
;
4191 for_each_sg(scatter
, sg
, nr
, i
) {
4192 buf_prd
->addr
= cpu_to_le64(sg_dma_address(sg
));
4193 buf_prd
->im_len
.len
= cpu_to_le32(sg_dma_len(sg
));
4194 buf_prd
->im_len
.e
= 0;
4199 static void build_smp_cmd(u32 deviceID
, __le32 hTag
, struct smp_req
*psmp_cmd
)
4201 psmp_cmd
->tag
= hTag
;
4202 psmp_cmd
->device_id
= cpu_to_le32(deviceID
);
4203 psmp_cmd
->len_ip_ir
= cpu_to_le32(1|(1 << 1));
4207 * pm8001_chip_smp_req - send a SMP task to FW
4208 * @pm8001_ha: our hba card information.
4209 * @ccb: the ccb information this request used.
4211 static int pm8001_chip_smp_req(struct pm8001_hba_info
*pm8001_ha
,
4212 struct pm8001_ccb_info
*ccb
)
4215 struct sas_task
*task
= ccb
->task
;
4216 struct domain_device
*dev
= task
->dev
;
4217 struct pm8001_device
*pm8001_dev
= dev
->lldd_dev
;
4218 struct scatterlist
*sg_req
, *sg_resp
;
4219 u32 req_len
, resp_len
;
4220 struct smp_req smp_cmd
;
4222 struct inbound_queue_table
*circularQ
;
4224 memset(&smp_cmd
, 0, sizeof(smp_cmd
));
4226 * DMA-map SMP request, response buffers
4228 sg_req
= &task
->smp_task
.smp_req
;
4229 elem
= dma_map_sg(pm8001_ha
->dev
, sg_req
, 1, PCI_DMA_TODEVICE
);
4232 req_len
= sg_dma_len(sg_req
);
4234 sg_resp
= &task
->smp_task
.smp_resp
;
4235 elem
= dma_map_sg(pm8001_ha
->dev
, sg_resp
, 1, PCI_DMA_FROMDEVICE
);
4240 resp_len
= sg_dma_len(sg_resp
);
4241 /* must be in dwords */
4242 if ((req_len
& 0x3) || (resp_len
& 0x3)) {
4247 opc
= OPC_INB_SMP_REQUEST
;
4248 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4249 smp_cmd
.tag
= cpu_to_le32(ccb
->ccb_tag
);
4250 smp_cmd
.long_smp_req
.long_req_addr
=
4251 cpu_to_le64((u64
)sg_dma_address(&task
->smp_task
.smp_req
));
4252 smp_cmd
.long_smp_req
.long_req_size
=
4253 cpu_to_le32((u32
)sg_dma_len(&task
->smp_task
.smp_req
)-4);
4254 smp_cmd
.long_smp_req
.long_resp_addr
=
4255 cpu_to_le64((u64
)sg_dma_address(&task
->smp_task
.smp_resp
));
4256 smp_cmd
.long_smp_req
.long_resp_size
=
4257 cpu_to_le32((u32
)sg_dma_len(&task
->smp_task
.smp_resp
)-4);
4258 build_smp_cmd(pm8001_dev
->device_id
, smp_cmd
.tag
, &smp_cmd
);
4259 rc
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
,
4260 (u32
*)&smp_cmd
, 0);
4267 dma_unmap_sg(pm8001_ha
->dev
, &ccb
->task
->smp_task
.smp_resp
, 1,
4268 PCI_DMA_FROMDEVICE
);
4270 dma_unmap_sg(pm8001_ha
->dev
, &ccb
->task
->smp_task
.smp_req
, 1,
4276 * pm8001_chip_ssp_io_req - send a SSP task to FW
4277 * @pm8001_ha: our hba card information.
4278 * @ccb: the ccb information this request used.
4280 static int pm8001_chip_ssp_io_req(struct pm8001_hba_info
*pm8001_ha
,
4281 struct pm8001_ccb_info
*ccb
)
4283 struct sas_task
*task
= ccb
->task
;
4284 struct domain_device
*dev
= task
->dev
;
4285 struct pm8001_device
*pm8001_dev
= dev
->lldd_dev
;
4286 struct ssp_ini_io_start_req ssp_cmd
;
4287 u32 tag
= ccb
->ccb_tag
;
4290 struct inbound_queue_table
*circularQ
;
4291 u32 opc
= OPC_INB_SSPINIIOSTART
;
4292 memset(&ssp_cmd
, 0, sizeof(ssp_cmd
));
4293 memcpy(ssp_cmd
.ssp_iu
.lun
, task
->ssp_task
.LUN
, 8);
4295 cpu_to_le32(data_dir_flags
[task
->data_dir
] << 8 | 0x0);/*0 for
4296 SAS 1.1 compatible TLR*/
4297 ssp_cmd
.data_len
= cpu_to_le32(task
->total_xfer_len
);
4298 ssp_cmd
.device_id
= cpu_to_le32(pm8001_dev
->device_id
);
4299 ssp_cmd
.tag
= cpu_to_le32(tag
);
4300 if (task
->ssp_task
.enable_first_burst
)
4301 ssp_cmd
.ssp_iu
.efb_prio_attr
|= 0x80;
4302 ssp_cmd
.ssp_iu
.efb_prio_attr
|= (task
->ssp_task
.task_prio
<< 3);
4303 ssp_cmd
.ssp_iu
.efb_prio_attr
|= (task
->ssp_task
.task_attr
& 7);
4304 memcpy(ssp_cmd
.ssp_iu
.cdb
, task
->ssp_task
.cmd
->cmnd
,
4305 task
->ssp_task
.cmd
->cmd_len
);
4306 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4308 /* fill in PRD (scatter/gather) table, if any */
4309 if (task
->num_scatter
> 1) {
4310 pm8001_chip_make_sg(task
->scatter
, ccb
->n_elem
, ccb
->buf_prd
);
4311 phys_addr
= ccb
->ccb_dma_handle
+
4312 offsetof(struct pm8001_ccb_info
, buf_prd
[0]);
4313 ssp_cmd
.addr_low
= cpu_to_le32(lower_32_bits(phys_addr
));
4314 ssp_cmd
.addr_high
= cpu_to_le32(upper_32_bits(phys_addr
));
4315 ssp_cmd
.esgl
= cpu_to_le32(1<<31);
4316 } else if (task
->num_scatter
== 1) {
4317 u64 dma_addr
= sg_dma_address(task
->scatter
);
4318 ssp_cmd
.addr_low
= cpu_to_le32(lower_32_bits(dma_addr
));
4319 ssp_cmd
.addr_high
= cpu_to_le32(upper_32_bits(dma_addr
));
4320 ssp_cmd
.len
= cpu_to_le32(task
->total_xfer_len
);
4322 } else if (task
->num_scatter
== 0) {
4323 ssp_cmd
.addr_low
= 0;
4324 ssp_cmd
.addr_high
= 0;
4325 ssp_cmd
.len
= cpu_to_le32(task
->total_xfer_len
);
4328 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &ssp_cmd
, 0);
4332 static int pm8001_chip_sata_req(struct pm8001_hba_info
*pm8001_ha
,
4333 struct pm8001_ccb_info
*ccb
)
4335 struct sas_task
*task
= ccb
->task
;
4336 struct domain_device
*dev
= task
->dev
;
4337 struct pm8001_device
*pm8001_ha_dev
= dev
->lldd_dev
;
4338 u32 tag
= ccb
->ccb_tag
;
4340 struct sata_start_req sata_cmd
;
4341 u32 hdr_tag
, ncg_tag
= 0;
4345 struct inbound_queue_table
*circularQ
;
4346 unsigned long flags
;
4347 u32 opc
= OPC_INB_SATA_HOST_OPSTART
;
4348 memset(&sata_cmd
, 0, sizeof(sata_cmd
));
4349 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4350 if (task
->data_dir
== PCI_DMA_NONE
) {
4351 ATAP
= 0x04; /* no data*/
4352 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("no data\n"));
4353 } else if (likely(!task
->ata_task
.device_control_reg_update
)) {
4354 if (task
->ata_task
.dma_xfer
) {
4355 ATAP
= 0x06; /* DMA */
4356 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("DMA\n"));
4358 ATAP
= 0x05; /* PIO*/
4359 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("PIO\n"));
4361 if (task
->ata_task
.use_ncq
&&
4362 dev
->sata_dev
.command_set
!= ATAPI_COMMAND_SET
) {
4363 ATAP
= 0x07; /* FPDMA */
4364 PM8001_IO_DBG(pm8001_ha
, pm8001_printk("FPDMA\n"));
4367 if (task
->ata_task
.use_ncq
&& pm8001_get_ncq_tag(task
, &hdr_tag
)) {
4368 task
->ata_task
.fis
.sector_count
|= (u8
) (hdr_tag
<< 3);
4371 dir
= data_dir_flags
[task
->data_dir
] << 8;
4372 sata_cmd
.tag
= cpu_to_le32(tag
);
4373 sata_cmd
.device_id
= cpu_to_le32(pm8001_ha_dev
->device_id
);
4374 sata_cmd
.data_len
= cpu_to_le32(task
->total_xfer_len
);
4375 sata_cmd
.ncqtag_atap_dir_m
=
4376 cpu_to_le32(((ncg_tag
& 0xff)<<16)|((ATAP
& 0x3f) << 10) | dir
);
4377 sata_cmd
.sata_fis
= task
->ata_task
.fis
;
4378 if (likely(!task
->ata_task
.device_control_reg_update
))
4379 sata_cmd
.sata_fis
.flags
|= 0x80;/* C=1: update ATA cmd reg */
4380 sata_cmd
.sata_fis
.flags
&= 0xF0;/* PM_PORT field shall be 0 */
4381 /* fill in PRD (scatter/gather) table, if any */
4382 if (task
->num_scatter
> 1) {
4383 pm8001_chip_make_sg(task
->scatter
, ccb
->n_elem
, ccb
->buf_prd
);
4384 phys_addr
= ccb
->ccb_dma_handle
+
4385 offsetof(struct pm8001_ccb_info
, buf_prd
[0]);
4386 sata_cmd
.addr_low
= lower_32_bits(phys_addr
);
4387 sata_cmd
.addr_high
= upper_32_bits(phys_addr
);
4388 sata_cmd
.esgl
= cpu_to_le32(1 << 31);
4389 } else if (task
->num_scatter
== 1) {
4390 u64 dma_addr
= sg_dma_address(task
->scatter
);
4391 sata_cmd
.addr_low
= lower_32_bits(dma_addr
);
4392 sata_cmd
.addr_high
= upper_32_bits(dma_addr
);
4393 sata_cmd
.len
= cpu_to_le32(task
->total_xfer_len
);
4395 } else if (task
->num_scatter
== 0) {
4396 sata_cmd
.addr_low
= 0;
4397 sata_cmd
.addr_high
= 0;
4398 sata_cmd
.len
= cpu_to_le32(task
->total_xfer_len
);
4402 /* Check for read log for failed drive and return */
4403 if (sata_cmd
.sata_fis
.command
== 0x2f) {
4404 if (((pm8001_ha_dev
->id
& NCQ_READ_LOG_FLAG
) ||
4405 (pm8001_ha_dev
->id
& NCQ_ABORT_ALL_FLAG
) ||
4406 (pm8001_ha_dev
->id
& NCQ_2ND_RLE_FLAG
))) {
4407 struct task_status_struct
*ts
;
4409 pm8001_ha_dev
->id
&= 0xDFFFFFFF;
4410 ts
= &task
->task_status
;
4412 spin_lock_irqsave(&task
->task_state_lock
, flags
);
4413 ts
->resp
= SAS_TASK_COMPLETE
;
4414 ts
->stat
= SAM_STAT_GOOD
;
4415 task
->task_state_flags
&= ~SAS_TASK_STATE_PENDING
;
4416 task
->task_state_flags
&= ~SAS_TASK_AT_INITIATOR
;
4417 task
->task_state_flags
|= SAS_TASK_STATE_DONE
;
4418 if (unlikely((task
->task_state_flags
&
4419 SAS_TASK_STATE_ABORTED
))) {
4420 spin_unlock_irqrestore(&task
->task_state_lock
,
4422 PM8001_FAIL_DBG(pm8001_ha
,
4423 pm8001_printk("task 0x%p resp 0x%x "
4424 " stat 0x%x but aborted by upper layer "
4425 "\n", task
, ts
->resp
, ts
->stat
));
4426 pm8001_ccb_task_free(pm8001_ha
, task
, ccb
, tag
);
4428 spin_unlock_irqrestore(&task
->task_state_lock
,
4430 pm8001_ccb_task_free_done(pm8001_ha
, task
,
4437 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &sata_cmd
, 0);
4442 * pm8001_chip_phy_start_req - start phy via PHY_START COMMAND
4443 * @pm8001_ha: our hba card information.
4444 * @num: the inbound queue number
4445 * @phy_id: the phy id which we wanted to start up.
4448 pm8001_chip_phy_start_req(struct pm8001_hba_info
*pm8001_ha
, u8 phy_id
)
4450 struct phy_start_req payload
;
4451 struct inbound_queue_table
*circularQ
;
4454 u32 opcode
= OPC_INB_PHYSTART
;
4455 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4456 memset(&payload
, 0, sizeof(payload
));
4457 payload
.tag
= cpu_to_le32(tag
);
4459 ** [0:7] PHY Identifier
4460 ** [8:11] link rate 1.5G, 3G, 6G
4461 ** [12:13] link mode 01b SAS mode; 10b SATA mode; 11b both
4462 ** [14] 0b disable spin up hold; 1b enable spin up hold
4464 payload
.ase_sh_lm_slr_phyid
= cpu_to_le32(SPINHOLD_DISABLE
|
4465 LINKMODE_AUTO
| LINKRATE_15
|
4466 LINKRATE_30
| LINKRATE_60
| phy_id
);
4467 payload
.sas_identify
.dev_type
= SAS_END_DEVICE
;
4468 payload
.sas_identify
.initiator_bits
= SAS_PROTOCOL_ALL
;
4469 memcpy(payload
.sas_identify
.sas_addr
,
4470 pm8001_ha
->sas_addr
, SAS_ADDR_SIZE
);
4471 payload
.sas_identify
.phy_id
= phy_id
;
4472 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opcode
, &payload
, 0);
4477 * pm8001_chip_phy_stop_req - start phy via PHY_STOP COMMAND
4478 * @pm8001_ha: our hba card information.
4479 * @num: the inbound queue number
4480 * @phy_id: the phy id which we wanted to start up.
4482 int pm8001_chip_phy_stop_req(struct pm8001_hba_info
*pm8001_ha
,
4485 struct phy_stop_req payload
;
4486 struct inbound_queue_table
*circularQ
;
4489 u32 opcode
= OPC_INB_PHYSTOP
;
4490 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4491 memset(&payload
, 0, sizeof(payload
));
4492 payload
.tag
= cpu_to_le32(tag
);
4493 payload
.phy_id
= cpu_to_le32(phy_id
);
4494 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opcode
, &payload
, 0);
4499 * see comments on pm8001_mpi_reg_resp.
4501 static int pm8001_chip_reg_dev_req(struct pm8001_hba_info
*pm8001_ha
,
4502 struct pm8001_device
*pm8001_dev
, u32 flag
)
4504 struct reg_dev_req payload
;
4506 u32 stp_sspsmp_sata
= 0x4;
4507 struct inbound_queue_table
*circularQ
;
4508 u32 linkrate
, phy_id
;
4509 int rc
, tag
= 0xdeadbeef;
4510 struct pm8001_ccb_info
*ccb
;
4512 u16 firstBurstSize
= 0;
4514 struct domain_device
*dev
= pm8001_dev
->sas_device
;
4515 struct domain_device
*parent_dev
= dev
->parent
;
4516 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4518 memset(&payload
, 0, sizeof(payload
));
4519 rc
= pm8001_tag_alloc(pm8001_ha
, &tag
);
4522 ccb
= &pm8001_ha
->ccb_info
[tag
];
4523 ccb
->device
= pm8001_dev
;
4525 payload
.tag
= cpu_to_le32(tag
);
4527 stp_sspsmp_sata
= 0x02; /*direct attached sata */
4529 if (pm8001_dev
->dev_type
== SAS_SATA_DEV
)
4530 stp_sspsmp_sata
= 0x00; /* stp*/
4531 else if (pm8001_dev
->dev_type
== SAS_END_DEVICE
||
4532 pm8001_dev
->dev_type
== SAS_EDGE_EXPANDER_DEVICE
||
4533 pm8001_dev
->dev_type
== SAS_FANOUT_EXPANDER_DEVICE
)
4534 stp_sspsmp_sata
= 0x01; /*ssp or smp*/
4536 if (parent_dev
&& DEV_IS_EXPANDER(parent_dev
->dev_type
))
4537 phy_id
= parent_dev
->ex_dev
.ex_phy
->phy_id
;
4539 phy_id
= pm8001_dev
->attached_phy
;
4540 opc
= OPC_INB_REG_DEV
;
4541 linkrate
= (pm8001_dev
->sas_device
->linkrate
< dev
->port
->linkrate
) ?
4542 pm8001_dev
->sas_device
->linkrate
: dev
->port
->linkrate
;
4543 payload
.phyid_portid
=
4544 cpu_to_le32(((pm8001_dev
->sas_device
->port
->id
) & 0x0F) |
4545 ((phy_id
& 0x0F) << 4));
4546 payload
.dtype_dlr_retry
= cpu_to_le32((retryFlag
& 0x01) |
4547 ((linkrate
& 0x0F) * 0x1000000) |
4548 ((stp_sspsmp_sata
& 0x03) * 0x10000000));
4549 payload
.firstburstsize_ITNexustimeout
=
4550 cpu_to_le32(ITNT
| (firstBurstSize
* 0x10000));
4551 memcpy(payload
.sas_addr
, pm8001_dev
->sas_device
->sas_addr
,
4553 rc
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
4558 * see comments on pm8001_mpi_reg_resp.
4560 int pm8001_chip_dereg_dev_req(struct pm8001_hba_info
*pm8001_ha
,
4563 struct dereg_dev_req payload
;
4564 u32 opc
= OPC_INB_DEREG_DEV_HANDLE
;
4566 struct inbound_queue_table
*circularQ
;
4568 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4569 memset(&payload
, 0, sizeof(payload
));
4570 payload
.tag
= cpu_to_le32(1);
4571 payload
.device_id
= cpu_to_le32(device_id
);
4572 PM8001_MSG_DBG(pm8001_ha
,
4573 pm8001_printk("unregister device device_id = %d\n", device_id
));
4574 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
4579 * pm8001_chip_phy_ctl_req - support the local phy operation
4580 * @pm8001_ha: our hba card information.
4581 * @num: the inbound queue number
4582 * @phy_id: the phy id which we wanted to operate
4585 static int pm8001_chip_phy_ctl_req(struct pm8001_hba_info
*pm8001_ha
,
4586 u32 phyId
, u32 phy_op
)
4588 struct local_phy_ctl_req payload
;
4589 struct inbound_queue_table
*circularQ
;
4591 u32 opc
= OPC_INB_LOCAL_PHY_CONTROL
;
4592 memset(&payload
, 0, sizeof(payload
));
4593 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4594 payload
.tag
= cpu_to_le32(1);
4595 payload
.phyop_phyid
=
4596 cpu_to_le32(((phy_op
& 0xff) << 8) | (phyId
& 0x0F));
4597 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
4601 static u32
pm8001_chip_is_our_interupt(struct pm8001_hba_info
*pm8001_ha
)
4604 #ifdef PM8001_USE_MSIX
4607 value
= pm8001_cr32(pm8001_ha
, 0, MSGU_ODR
);
4615 * pm8001_chip_isr - PM8001 isr handler.
4616 * @pm8001_ha: our hba card information.
4621 pm8001_chip_isr(struct pm8001_hba_info
*pm8001_ha
, u8 vec
)
4623 pm8001_chip_interrupt_disable(pm8001_ha
, vec
);
4624 process_oq(pm8001_ha
, vec
);
4625 pm8001_chip_interrupt_enable(pm8001_ha
, vec
);
4629 static int send_task_abort(struct pm8001_hba_info
*pm8001_ha
, u32 opc
,
4630 u32 dev_id
, u8 flag
, u32 task_tag
, u32 cmd_tag
)
4632 struct task_abort_req task_abort
;
4633 struct inbound_queue_table
*circularQ
;
4635 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4636 memset(&task_abort
, 0, sizeof(task_abort
));
4637 if (ABORT_SINGLE
== (flag
& ABORT_MASK
)) {
4638 task_abort
.abort_all
= 0;
4639 task_abort
.device_id
= cpu_to_le32(dev_id
);
4640 task_abort
.tag_to_abort
= cpu_to_le32(task_tag
);
4641 task_abort
.tag
= cpu_to_le32(cmd_tag
);
4642 } else if (ABORT_ALL
== (flag
& ABORT_MASK
)) {
4643 task_abort
.abort_all
= cpu_to_le32(1);
4644 task_abort
.device_id
= cpu_to_le32(dev_id
);
4645 task_abort
.tag
= cpu_to_le32(cmd_tag
);
4647 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &task_abort
, 0);
4652 * pm8001_chip_abort_task - SAS abort task when error or exception happened.
4653 * @task: the task we wanted to aborted.
4654 * @flag: the abort flag.
4656 int pm8001_chip_abort_task(struct pm8001_hba_info
*pm8001_ha
,
4657 struct pm8001_device
*pm8001_dev
, u8 flag
, u32 task_tag
, u32 cmd_tag
)
4660 int rc
= TMF_RESP_FUNC_FAILED
;
4661 PM8001_EH_DBG(pm8001_ha
,
4662 pm8001_printk("cmd_tag = %x, abort task tag = 0x%x",
4663 cmd_tag
, task_tag
));
4664 if (pm8001_dev
->dev_type
== SAS_END_DEVICE
)
4665 opc
= OPC_INB_SSP_ABORT
;
4666 else if (pm8001_dev
->dev_type
== SAS_SATA_DEV
)
4667 opc
= OPC_INB_SATA_ABORT
;
4669 opc
= OPC_INB_SMP_ABORT
;/* SMP */
4670 device_id
= pm8001_dev
->device_id
;
4671 rc
= send_task_abort(pm8001_ha
, opc
, device_id
, flag
,
4673 if (rc
!= TMF_RESP_FUNC_COMPLETE
)
4674 PM8001_EH_DBG(pm8001_ha
, pm8001_printk("rc= %d\n", rc
));
4679 * pm8001_chip_ssp_tm_req - built the task management command.
4680 * @pm8001_ha: our hba card information.
4681 * @ccb: the ccb information.
4682 * @tmf: task management function.
4684 int pm8001_chip_ssp_tm_req(struct pm8001_hba_info
*pm8001_ha
,
4685 struct pm8001_ccb_info
*ccb
, struct pm8001_tmf_task
*tmf
)
4687 struct sas_task
*task
= ccb
->task
;
4688 struct domain_device
*dev
= task
->dev
;
4689 struct pm8001_device
*pm8001_dev
= dev
->lldd_dev
;
4690 u32 opc
= OPC_INB_SSPINITMSTART
;
4691 struct inbound_queue_table
*circularQ
;
4692 struct ssp_ini_tm_start_req sspTMCmd
;
4695 memset(&sspTMCmd
, 0, sizeof(sspTMCmd
));
4696 sspTMCmd
.device_id
= cpu_to_le32(pm8001_dev
->device_id
);
4697 sspTMCmd
.relate_tag
= cpu_to_le32(tmf
->tag_of_task_to_be_managed
);
4698 sspTMCmd
.tmf
= cpu_to_le32(tmf
->tmf
);
4699 memcpy(sspTMCmd
.lun
, task
->ssp_task
.LUN
, 8);
4700 sspTMCmd
.tag
= cpu_to_le32(ccb
->ccb_tag
);
4701 if (pm8001_ha
->chip_id
!= chip_8001
)
4702 sspTMCmd
.ds_ads_m
= 0x08;
4703 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4704 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &sspTMCmd
, 0);
4708 int pm8001_chip_get_nvmd_req(struct pm8001_hba_info
*pm8001_ha
,
4711 u32 opc
= OPC_INB_GET_NVMD_DATA
;
4715 struct pm8001_ccb_info
*ccb
;
4716 struct inbound_queue_table
*circularQ
;
4717 struct get_nvm_data_req nvmd_req
;
4718 struct fw_control_ex
*fw_control_context
;
4719 struct pm8001_ioctl_payload
*ioctl_payload
= payload
;
4721 nvmd_type
= ioctl_payload
->minor_function
;
4722 fw_control_context
= kzalloc(sizeof(struct fw_control_ex
), GFP_KERNEL
);
4723 if (!fw_control_context
)
4725 fw_control_context
->usrAddr
= (u8
*)ioctl_payload
->func_specific
;
4726 fw_control_context
->len
= ioctl_payload
->length
;
4727 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4728 memset(&nvmd_req
, 0, sizeof(nvmd_req
));
4729 rc
= pm8001_tag_alloc(pm8001_ha
, &tag
);
4731 kfree(fw_control_context
);
4734 ccb
= &pm8001_ha
->ccb_info
[tag
];
4736 ccb
->fw_control_context
= fw_control_context
;
4737 nvmd_req
.tag
= cpu_to_le32(tag
);
4739 switch (nvmd_type
) {
4741 u32 twi_addr
, twi_page_size
;
4745 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| twi_addr
<< 16 |
4746 twi_page_size
<< 8 | TWI_DEVICE
);
4747 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4748 nvmd_req
.resp_addr_hi
=
4749 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4750 nvmd_req
.resp_addr_lo
=
4751 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4755 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| C_SEEPROM
);
4756 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4757 nvmd_req
.resp_addr_hi
=
4758 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4759 nvmd_req
.resp_addr_lo
=
4760 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4764 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| VPD_FLASH
);
4765 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4766 nvmd_req
.resp_addr_hi
=
4767 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4768 nvmd_req
.resp_addr_lo
=
4769 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4773 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| EXPAN_ROM
);
4774 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4775 nvmd_req
.resp_addr_hi
=
4776 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4777 nvmd_req
.resp_addr_lo
=
4778 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4782 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| IOP_RDUMP
);
4783 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4784 nvmd_req
.vpd_offset
= cpu_to_le32(ioctl_payload
->offset
);
4785 nvmd_req
.resp_addr_hi
=
4786 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4787 nvmd_req
.resp_addr_lo
=
4788 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4794 rc
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &nvmd_req
, 0);
4796 kfree(fw_control_context
);
4797 pm8001_tag_free(pm8001_ha
, tag
);
4802 int pm8001_chip_set_nvmd_req(struct pm8001_hba_info
*pm8001_ha
,
4805 u32 opc
= OPC_INB_SET_NVMD_DATA
;
4809 struct pm8001_ccb_info
*ccb
;
4810 struct inbound_queue_table
*circularQ
;
4811 struct set_nvm_data_req nvmd_req
;
4812 struct fw_control_ex
*fw_control_context
;
4813 struct pm8001_ioctl_payload
*ioctl_payload
= payload
;
4815 nvmd_type
= ioctl_payload
->minor_function
;
4816 fw_control_context
= kzalloc(sizeof(struct fw_control_ex
), GFP_KERNEL
);
4817 if (!fw_control_context
)
4819 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4820 memcpy(pm8001_ha
->memoryMap
.region
[NVMD
].virt_ptr
,
4821 &ioctl_payload
->func_specific
,
4822 ioctl_payload
->length
);
4823 memset(&nvmd_req
, 0, sizeof(nvmd_req
));
4824 rc
= pm8001_tag_alloc(pm8001_ha
, &tag
);
4826 kfree(fw_control_context
);
4829 ccb
= &pm8001_ha
->ccb_info
[tag
];
4830 ccb
->fw_control_context
= fw_control_context
;
4832 nvmd_req
.tag
= cpu_to_le32(tag
);
4833 switch (nvmd_type
) {
4835 u32 twi_addr
, twi_page_size
;
4838 nvmd_req
.reserved
[0] = cpu_to_le32(0xFEDCBA98);
4839 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| twi_addr
<< 16 |
4840 twi_page_size
<< 8 | TWI_DEVICE
);
4841 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4842 nvmd_req
.resp_addr_hi
=
4843 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4844 nvmd_req
.resp_addr_lo
=
4845 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4849 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| C_SEEPROM
);
4850 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4851 nvmd_req
.reserved
[0] = cpu_to_le32(0xFEDCBA98);
4852 nvmd_req
.resp_addr_hi
=
4853 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4854 nvmd_req
.resp_addr_lo
=
4855 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4858 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| VPD_FLASH
);
4859 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4860 nvmd_req
.reserved
[0] = cpu_to_le32(0xFEDCBA98);
4861 nvmd_req
.resp_addr_hi
=
4862 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4863 nvmd_req
.resp_addr_lo
=
4864 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4867 nvmd_req
.len_ir_vpdd
= cpu_to_le32(IPMode
| EXPAN_ROM
);
4868 nvmd_req
.resp_len
= cpu_to_le32(ioctl_payload
->length
);
4869 nvmd_req
.reserved
[0] = cpu_to_le32(0xFEDCBA98);
4870 nvmd_req
.resp_addr_hi
=
4871 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_hi
);
4872 nvmd_req
.resp_addr_lo
=
4873 cpu_to_le32(pm8001_ha
->memoryMap
.region
[NVMD
].phys_addr_lo
);
4878 rc
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &nvmd_req
, 0);
4880 kfree(fw_control_context
);
4881 pm8001_tag_free(pm8001_ha
, tag
);
4887 * pm8001_chip_fw_flash_update_build - support the firmware update operation
4888 * @pm8001_ha: our hba card information.
4889 * @fw_flash_updata_info: firmware flash update param
4892 pm8001_chip_fw_flash_update_build(struct pm8001_hba_info
*pm8001_ha
,
4893 void *fw_flash_updata_info
, u32 tag
)
4895 struct fw_flash_Update_req payload
;
4896 struct fw_flash_updata_info
*info
;
4897 struct inbound_queue_table
*circularQ
;
4899 u32 opc
= OPC_INB_FW_FLASH_UPDATE
;
4901 memset(&payload
, 0, sizeof(struct fw_flash_Update_req
));
4902 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
4903 info
= fw_flash_updata_info
;
4904 payload
.tag
= cpu_to_le32(tag
);
4905 payload
.cur_image_len
= cpu_to_le32(info
->cur_image_len
);
4906 payload
.cur_image_offset
= cpu_to_le32(info
->cur_image_offset
);
4907 payload
.total_image_len
= cpu_to_le32(info
->total_image_len
);
4908 payload
.len
= info
->sgl
.im_len
.len
;
4909 payload
.sgl_addr_lo
=
4910 cpu_to_le32(lower_32_bits(le64_to_cpu(info
->sgl
.addr
)));
4911 payload
.sgl_addr_hi
=
4912 cpu_to_le32(upper_32_bits(le64_to_cpu(info
->sgl
.addr
)));
4913 ret
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
4918 pm8001_chip_fw_flash_update_req(struct pm8001_hba_info
*pm8001_ha
,
4921 struct fw_flash_updata_info flash_update_info
;
4922 struct fw_control_info
*fw_control
;
4923 struct fw_control_ex
*fw_control_context
;
4926 struct pm8001_ccb_info
*ccb
;
4927 void *buffer
= pm8001_ha
->memoryMap
.region
[FW_FLASH
].virt_ptr
;
4928 dma_addr_t phys_addr
= pm8001_ha
->memoryMap
.region
[FW_FLASH
].phys_addr
;
4929 struct pm8001_ioctl_payload
*ioctl_payload
= payload
;
4931 fw_control_context
= kzalloc(sizeof(struct fw_control_ex
), GFP_KERNEL
);
4932 if (!fw_control_context
)
4934 fw_control
= (struct fw_control_info
*)&ioctl_payload
->func_specific
;
4935 memcpy(buffer
, fw_control
->buffer
, fw_control
->len
);
4936 flash_update_info
.sgl
.addr
= cpu_to_le64(phys_addr
);
4937 flash_update_info
.sgl
.im_len
.len
= cpu_to_le32(fw_control
->len
);
4938 flash_update_info
.sgl
.im_len
.e
= 0;
4939 flash_update_info
.cur_image_offset
= fw_control
->offset
;
4940 flash_update_info
.cur_image_len
= fw_control
->len
;
4941 flash_update_info
.total_image_len
= fw_control
->size
;
4942 fw_control_context
->fw_control
= fw_control
;
4943 fw_control_context
->virtAddr
= buffer
;
4944 fw_control_context
->phys_addr
= phys_addr
;
4945 fw_control_context
->len
= fw_control
->len
;
4946 rc
= pm8001_tag_alloc(pm8001_ha
, &tag
);
4948 kfree(fw_control_context
);
4951 ccb
= &pm8001_ha
->ccb_info
[tag
];
4952 ccb
->fw_control_context
= fw_control_context
;
4954 rc
= pm8001_chip_fw_flash_update_build(pm8001_ha
, &flash_update_info
,
4960 pm8001_get_gsm_dump(struct device
*cdev
, u32 length
, char *buf
)
4962 u32 value
, rem
, offset
= 0, bar
= 0;
4963 u32 index
, work_offset
, dw_length
;
4964 u32 shift_value
, gsm_base
, gsm_dump_offset
;
4966 struct Scsi_Host
*shost
= class_to_shost(cdev
);
4967 struct sas_ha_struct
*sha
= SHOST_TO_SAS_HA(shost
);
4968 struct pm8001_hba_info
*pm8001_ha
= sha
->lldd_ha
;
4971 gsm_dump_offset
= pm8001_ha
->fatal_forensic_shift_offset
;
4973 /* check max is 1 Mbytes */
4974 if ((length
> 0x100000) || (gsm_dump_offset
& 3) ||
4975 ((gsm_dump_offset
+ length
) > 0x1000000))
4978 if (pm8001_ha
->chip_id
== chip_8001
)
4983 work_offset
= gsm_dump_offset
& 0xFFFF0000;
4984 offset
= gsm_dump_offset
& 0x0000FFFF;
4985 gsm_dump_offset
= work_offset
;
4986 /* adjust length to dword boundary */
4988 dw_length
= length
>> 2;
4990 for (index
= 0; index
< dw_length
; index
++) {
4991 if ((work_offset
+ offset
) & 0xFFFF0000) {
4992 if (pm8001_ha
->chip_id
== chip_8001
)
4993 shift_value
= ((gsm_dump_offset
+ offset
) &
4994 SHIFT_REG_64K_MASK
);
4996 shift_value
= (((gsm_dump_offset
+ offset
) &
4997 SHIFT_REG_64K_MASK
) >>
4998 SHIFT_REG_BIT_SHIFT
);
5000 if (pm8001_ha
->chip_id
== chip_8001
) {
5001 gsm_base
= GSM_BASE
;
5002 if (-1 == pm8001_bar4_shift(pm8001_ha
,
5003 (gsm_base
+ shift_value
)))
5007 if (-1 == pm80xx_bar4_shift(pm8001_ha
,
5008 (gsm_base
+ shift_value
)))
5011 gsm_dump_offset
= (gsm_dump_offset
+ offset
) &
5014 offset
= offset
& 0x0000FFFF;
5016 value
= pm8001_cr32(pm8001_ha
, bar
, (work_offset
+ offset
) &
5018 direct_data
+= sprintf(direct_data
, "%08x ", value
);
5022 value
= pm8001_cr32(pm8001_ha
, bar
, (work_offset
+ offset
) &
5024 /* xfr for non_dw */
5025 direct_data
+= sprintf(direct_data
, "%08x ", value
);
5027 /* Shift back to BAR4 original address */
5028 if (-1 == pm8001_bar4_shift(pm8001_ha
, 0))
5030 pm8001_ha
->fatal_forensic_shift_offset
+= 1024;
5032 if (pm8001_ha
->fatal_forensic_shift_offset
>= 0x100000)
5033 pm8001_ha
->fatal_forensic_shift_offset
= 0;
5034 return direct_data
- buf
;
5038 pm8001_chip_set_dev_state_req(struct pm8001_hba_info
*pm8001_ha
,
5039 struct pm8001_device
*pm8001_dev
, u32 state
)
5041 struct set_dev_state_req payload
;
5042 struct inbound_queue_table
*circularQ
;
5043 struct pm8001_ccb_info
*ccb
;
5046 u32 opc
= OPC_INB_SET_DEVICE_STATE
;
5047 memset(&payload
, 0, sizeof(payload
));
5048 rc
= pm8001_tag_alloc(pm8001_ha
, &tag
);
5051 ccb
= &pm8001_ha
->ccb_info
[tag
];
5053 ccb
->device
= pm8001_dev
;
5054 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
5055 payload
.tag
= cpu_to_le32(tag
);
5056 payload
.device_id
= cpu_to_le32(pm8001_dev
->device_id
);
5057 payload
.nds
= cpu_to_le32(state
);
5058 rc
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
5064 pm8001_chip_sas_re_initialization(struct pm8001_hba_info
*pm8001_ha
)
5066 struct sas_re_initialization_req payload
;
5067 struct inbound_queue_table
*circularQ
;
5068 struct pm8001_ccb_info
*ccb
;
5071 u32 opc
= OPC_INB_SAS_RE_INITIALIZE
;
5072 memset(&payload
, 0, sizeof(payload
));
5073 rc
= pm8001_tag_alloc(pm8001_ha
, &tag
);
5076 ccb
= &pm8001_ha
->ccb_info
[tag
];
5078 circularQ
= &pm8001_ha
->inbnd_q_tbl
[0];
5079 payload
.tag
= cpu_to_le32(tag
);
5080 payload
.SSAHOLT
= cpu_to_le32(0xd << 25);
5081 payload
.sata_hol_tmo
= cpu_to_le32(80);
5082 payload
.open_reject_cmdretries_data_retries
= cpu_to_le32(0xff00ff);
5083 rc
= pm8001_mpi_build_cmd(pm8001_ha
, circularQ
, opc
, &payload
, 0);
5085 pm8001_tag_free(pm8001_ha
, tag
);
5090 const struct pm8001_dispatch pm8001_8001_dispatch
= {
5092 .chip_init
= pm8001_chip_init
,
5093 .chip_soft_rst
= pm8001_chip_soft_rst
,
5094 .chip_rst
= pm8001_hw_chip_rst
,
5095 .chip_iounmap
= pm8001_chip_iounmap
,
5096 .isr
= pm8001_chip_isr
,
5097 .is_our_interupt
= pm8001_chip_is_our_interupt
,
5098 .isr_process_oq
= process_oq
,
5099 .interrupt_enable
= pm8001_chip_interrupt_enable
,
5100 .interrupt_disable
= pm8001_chip_interrupt_disable
,
5101 .make_prd
= pm8001_chip_make_sg
,
5102 .smp_req
= pm8001_chip_smp_req
,
5103 .ssp_io_req
= pm8001_chip_ssp_io_req
,
5104 .sata_req
= pm8001_chip_sata_req
,
5105 .phy_start_req
= pm8001_chip_phy_start_req
,
5106 .phy_stop_req
= pm8001_chip_phy_stop_req
,
5107 .reg_dev_req
= pm8001_chip_reg_dev_req
,
5108 .dereg_dev_req
= pm8001_chip_dereg_dev_req
,
5109 .phy_ctl_req
= pm8001_chip_phy_ctl_req
,
5110 .task_abort
= pm8001_chip_abort_task
,
5111 .ssp_tm_req
= pm8001_chip_ssp_tm_req
,
5112 .get_nvmd_req
= pm8001_chip_get_nvmd_req
,
5113 .set_nvmd_req
= pm8001_chip_set_nvmd_req
,
5114 .fw_flash_update_req
= pm8001_chip_fw_flash_update_req
,
5115 .set_dev_state_req
= pm8001_chip_set_dev_state_req
,
5116 .sas_re_init_req
= pm8001_chip_sas_re_initialization
,