projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ASoC: TWL4030: Add functionalty to reset the registers
[deliverable/linux.git] / drivers / serial / amba-pl010.c
1 /*
2 * linux/drivers/char/amba.c
3 *
4 * Driver for AMBA serial ports
5 *
6 * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o.
7 *
8 * Copyright 1999 ARM Limited
9 * Copyright (C) 2000 Deep Blue Solutions Ltd.
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
24 *
25 * This is a generic driver for ARM AMBA-type serial ports. They
26 * have a lot of 16550-like features, but are not register compatible.
27 * Note that although they do have CTS, DCD and DSR inputs, they do
28 * not have an RI input, nor do they have DTR or RTS outputs. If
29 * required, these have to be supplied via some other means (eg, GPIO)
30 * and hooked into this driver.
31 */
32
33 #if defined(CONFIG_SERIAL_AMBA_PL010_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
34 #define SUPPORT_SYSRQ
35 #endif
36
37 #include <linux/module.h>
38 #include <linux/ioport.h>
39 #include <linux/init.h>
40 #include <linux/console.h>
41 #include <linux/sysrq.h>
42 #include <linux/device.h>
43 #include <linux/tty.h>
44 #include <linux/tty_flip.h>
45 #include <linux/serial_core.h>
46 #include <linux/serial.h>
47 #include <linux/amba/bus.h>
48 #include <linux/amba/serial.h>
49 #include <linux/clk.h>
50
51 #include <asm/io.h>
52
53 #define UART_NR 8
54
55 #define SERIAL_AMBA_MAJOR 204
56 #define SERIAL_AMBA_MINOR 16
57 #define SERIAL_AMBA_NR UART_NR
58
59 #define AMBA_ISR_PASS_LIMIT 256
60
61 #define UART_RX_DATA(s) (((s) & UART01x_FR_RXFE) == 0)
62 #define UART_TX_READY(s) (((s) & UART01x_FR_TXFF) == 0)
63
64 #define UART_DUMMY_RSR_RX 256
65 #define UART_PORT_SIZE 64
66
67 /*
68 * We wrap our port structure around the generic uart_port.
69 */
70 struct uart_amba_port {
71 struct uart_port port;
72 struct clk *clk;
73 struct amba_device *dev;
74 struct amba_pl010_data *data;
75 unsigned int old_status;
76 };
77
78 static void pl010_stop_tx(struct uart_port *port)
79 {
80 struct uart_amba_port *uap = (struct uart_amba_port *)port;
81 unsigned int cr;
82
83 cr = readb(uap->port.membase + UART010_CR);
84 cr &= ~UART010_CR_TIE;
85 writel(cr, uap->port.membase + UART010_CR);
86 }
87
88 static void pl010_start_tx(struct uart_port *port)
89 {
90 struct uart_amba_port *uap = (struct uart_amba_port *)port;
91 unsigned int cr;
92
93 cr = readb(uap->port.membase + UART010_CR);
94 cr |= UART010_CR_TIE;
95 writel(cr, uap->port.membase + UART010_CR);
96 }
97
98 static void pl010_stop_rx(struct uart_port *port)
99 {
100 struct uart_amba_port *uap = (struct uart_amba_port *)port;
101 unsigned int cr;
102
103 cr = readb(uap->port.membase + UART010_CR);
104 cr &= ~(UART010_CR_RIE | UART010_CR_RTIE);
105 writel(cr, uap->port.membase + UART010_CR);
106 }
107
108 static void pl010_enable_ms(struct uart_port *port)
109 {
110 struct uart_amba_port *uap = (struct uart_amba_port *)port;
111 unsigned int cr;
112
113 cr = readb(uap->port.membase + UART010_CR);
114 cr |= UART010_CR_MSIE;
115 writel(cr, uap->port.membase + UART010_CR);
116 }
117
118 static void pl010_rx_chars(struct uart_amba_port *uap)
119 {
120 struct tty_struct *tty = uap->port.state->port.tty;
121 unsigned int status, ch, flag, rsr, max_count = 256;
122
123 status = readb(uap->port.membase + UART01x_FR);
124 while (UART_RX_DATA(status) && max_count--) {
125 ch = readb(uap->port.membase + UART01x_DR);
126 flag = TTY_NORMAL;
127
128 uap->port.icount.rx++;
129
130 /*
131 * Note that the error handling code is
132 * out of the main execution path
133 */
134 rsr = readb(uap->port.membase + UART01x_RSR) | UART_DUMMY_RSR_RX;
135 if (unlikely(rsr & UART01x_RSR_ANY)) {
136 writel(0, uap->port.membase + UART01x_ECR);
137
138 if (rsr & UART01x_RSR_BE) {
139 rsr &= ~(UART01x_RSR_FE | UART01x_RSR_PE);
140 uap->port.icount.brk++;
141 if (uart_handle_break(&uap->port))
142 goto ignore_char;
143 } else if (rsr & UART01x_RSR_PE)
144 uap->port.icount.parity++;
145 else if (rsr & UART01x_RSR_FE)
146 uap->port.icount.frame++;
147 if (rsr & UART01x_RSR_OE)
148 uap->port.icount.overrun++;
149
150 rsr &= uap->port.read_status_mask;
151
152 if (rsr & UART01x_RSR_BE)
153 flag = TTY_BREAK;
154 else if (rsr & UART01x_RSR_PE)
155 flag = TTY_PARITY;
156 else if (rsr & UART01x_RSR_FE)
157 flag = TTY_FRAME;
158 }
159
160 if (uart_handle_sysrq_char(&uap->port, ch))
161 goto ignore_char;
162
163 uart_insert_char(&uap->port, rsr, UART01x_RSR_OE, ch, flag);
164
165 ignore_char:
166 status = readb(uap->port.membase + UART01x_FR);
167 }
168 spin_unlock(&uap->port.lock);
169 tty_flip_buffer_push(tty);
170 spin_lock(&uap->port.lock);
171 }
172
173 static void pl010_tx_chars(struct uart_amba_port *uap)
174 {
175 struct circ_buf *xmit = &uap->port.state->xmit;
176 int count;
177
178 if (uap->port.x_char) {
179 writel(uap->port.x_char, uap->port.membase + UART01x_DR);
180 uap->port.icount.tx++;
181 uap->port.x_char = 0;
182 return;
183 }
184 if (uart_circ_empty(xmit) || uart_tx_stopped(&uap->port)) {
185 pl010_stop_tx(&uap->port);
186 return;
187 }
188
189 count = uap->port.fifosize >> 1;
190 do {
191 writel(xmit->buf[xmit->tail], uap->port.membase + UART01x_DR);
192 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
193 uap->port.icount.tx++;
194 if (uart_circ_empty(xmit))
195 break;
196 } while (--count > 0);
197
198 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
199 uart_write_wakeup(&uap->port);
200
201 if (uart_circ_empty(xmit))
202 pl010_stop_tx(&uap->port);
203 }
204
205 static void pl010_modem_status(struct uart_amba_port *uap)
206 {
207 unsigned int status, delta;
208
209 writel(0, uap->port.membase + UART010_ICR);
210
211 status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY;
212
213 delta = status ^ uap->old_status;
214 uap->old_status = status;
215
216 if (!delta)
217 return;
218
219 if (delta & UART01x_FR_DCD)
220 uart_handle_dcd_change(&uap->port, status & UART01x_FR_DCD);
221
222 if (delta & UART01x_FR_DSR)
223 uap->port.icount.dsr++;
224
225 if (delta & UART01x_FR_CTS)
226 uart_handle_cts_change(&uap->port, status & UART01x_FR_CTS);
227
228 wake_up_interruptible(&uap->port.state->port.delta_msr_wait);
229 }
230
231 static irqreturn_t pl010_int(int irq, void *dev_id)
232 {
233 struct uart_amba_port *uap = dev_id;
234 unsigned int status, pass_counter = AMBA_ISR_PASS_LIMIT;
235 int handled = 0;
236
237 spin_lock(&uap->port.lock);
238
239 status = readb(uap->port.membase + UART010_IIR);
240 if (status) {
241 do {
242 if (status & (UART010_IIR_RTIS | UART010_IIR_RIS))
243 pl010_rx_chars(uap);
244 if (status & UART010_IIR_MIS)
245 pl010_modem_status(uap);
246 if (status & UART010_IIR_TIS)
247 pl010_tx_chars(uap);
248
249 if (pass_counter-- == 0)
250 break;
251
252 status = readb(uap->port.membase + UART010_IIR);
253 } while (status & (UART010_IIR_RTIS | UART010_IIR_RIS |
254 UART010_IIR_TIS));
255 handled = 1;
256 }
257
258 spin_unlock(&uap->port.lock);
259
260 return IRQ_RETVAL(handled);
261 }
262
263 static unsigned int pl010_tx_empty(struct uart_port *port)
264 {
265 struct uart_amba_port *uap = (struct uart_amba_port *)port;
266 unsigned int status = readb(uap->port.membase + UART01x_FR);
267 return status & UART01x_FR_BUSY ? 0 : TIOCSER_TEMT;
268 }
269
270 static unsigned int pl010_get_mctrl(struct uart_port *port)
271 {
272 struct uart_amba_port *uap = (struct uart_amba_port *)port;
273 unsigned int result = 0;
274 unsigned int status;
275
276 status = readb(uap->port.membase + UART01x_FR);
277 if (status & UART01x_FR_DCD)
278 result |= TIOCM_CAR;
279 if (status & UART01x_FR_DSR)
280 result |= TIOCM_DSR;
281 if (status & UART01x_FR_CTS)
282 result |= TIOCM_CTS;
283
284 return result;
285 }
286
287 static void pl010_set_mctrl(struct uart_port *port, unsigned int mctrl)
288 {
289 struct uart_amba_port *uap = (struct uart_amba_port *)port;
290
291 if (uap->data)
292 uap->data->set_mctrl(uap->dev, uap->port.membase, mctrl);
293 }
294
295 static void pl010_break_ctl(struct uart_port *port, int break_state)
296 {
297 struct uart_amba_port *uap = (struct uart_amba_port *)port;
298 unsigned long flags;
299 unsigned int lcr_h;
300
301 spin_lock_irqsave(&uap->port.lock, flags);
302 lcr_h = readb(uap->port.membase + UART010_LCRH);
303 if (break_state == -1)
304 lcr_h |= UART01x_LCRH_BRK;
305 else
306 lcr_h &= ~UART01x_LCRH_BRK;
307 writel(lcr_h, uap->port.membase + UART010_LCRH);
308 spin_unlock_irqrestore(&uap->port.lock, flags);
309 }
310
311 static int pl010_startup(struct uart_port *port)
312 {
313 struct uart_amba_port *uap = (struct uart_amba_port *)port;
314 int retval;
315
316 /*
317 * Try to enable the clock producer.
318 */
319 retval = clk_enable(uap->clk);
320 if (retval)
321 goto out;
322
323 uap->port.uartclk = clk_get_rate(uap->clk);
324
325 /*
326 * Allocate the IRQ
327 */
328 retval = request_irq(uap->port.irq, pl010_int, 0, "uart-pl010", uap);
329 if (retval)
330 goto clk_dis;
331
332 /*
333 * initialise the old status of the modem signals
334 */
335 uap->old_status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY;
336
337 /*
338 * Finally, enable interrupts
339 */
340 writel(UART01x_CR_UARTEN | UART010_CR_RIE | UART010_CR_RTIE,
341 uap->port.membase + UART010_CR);
342
343 return 0;
344
345 clk_dis:
346 clk_disable(uap->clk);
347 out:
348 return retval;
349 }
350
351 static void pl010_shutdown(struct uart_port *port)
352 {
353 struct uart_amba_port *uap = (struct uart_amba_port *)port;
354
355 /*
356 * Free the interrupt
357 */
358 free_irq(uap->port.irq, uap);
359
360 /*
361 * disable all interrupts, disable the port
362 */
363 writel(0, uap->port.membase + UART010_CR);
364
365 /* disable break condition and fifos */
366 writel(readb(uap->port.membase + UART010_LCRH) &
367 ~(UART01x_LCRH_BRK | UART01x_LCRH_FEN),
368 uap->port.membase + UART010_LCRH);
369
370 /*
371 * Shut down the clock producer
372 */
373 clk_disable(uap->clk);
374 }
375
376 static void
377 pl010_set_termios(struct uart_port *port, struct ktermios *termios,
378 struct ktermios *old)
379 {
380 struct uart_amba_port *uap = (struct uart_amba_port *)port;
381 unsigned int lcr_h, old_cr;
382 unsigned long flags;
383 unsigned int baud, quot;
384
385 /*
386 * Ask the core to calculate the divisor for us.
387 */
388 baud = uart_get_baud_rate(port, termios, old, 0, uap->port.uartclk/16);
389 quot = uart_get_divisor(port, baud);
390
391 switch (termios->c_cflag & CSIZE) {
392 case CS5:
393 lcr_h = UART01x_LCRH_WLEN_5;
394 break;
395 case CS6:
396 lcr_h = UART01x_LCRH_WLEN_6;
397 break;
398 case CS7:
399 lcr_h = UART01x_LCRH_WLEN_7;
400 break;
401 default: // CS8
402 lcr_h = UART01x_LCRH_WLEN_8;
403 break;
404 }
405 if (termios->c_cflag & CSTOPB)
406 lcr_h |= UART01x_LCRH_STP2;
407 if (termios->c_cflag & PARENB) {
408 lcr_h |= UART01x_LCRH_PEN;
409 if (!(termios->c_cflag & PARODD))
410 lcr_h |= UART01x_LCRH_EPS;
411 }
412 if (uap->port.fifosize > 1)
413 lcr_h |= UART01x_LCRH_FEN;
414
415 spin_lock_irqsave(&uap->port.lock, flags);
416
417 /*
418 * Update the per-port timeout.
419 */
420 uart_update_timeout(port, termios->c_cflag, baud);
421
422 uap->port.read_status_mask = UART01x_RSR_OE;
423 if (termios->c_iflag & INPCK)
424 uap->port.read_status_mask |= UART01x_RSR_FE | UART01x_RSR_PE;
425 if (termios->c_iflag & (BRKINT | PARMRK))
426 uap->port.read_status_mask |= UART01x_RSR_BE;
427
428 /*
429 * Characters to ignore
430 */
431 uap->port.ignore_status_mask = 0;
432 if (termios->c_iflag & IGNPAR)
433 uap->port.ignore_status_mask |= UART01x_RSR_FE | UART01x_RSR_PE;
434 if (termios->c_iflag & IGNBRK) {
435 uap->port.ignore_status_mask |= UART01x_RSR_BE;
436 /*
437 * If we're ignoring parity and break indicators,
438 * ignore overruns too (for real raw support).
439 */
440 if (termios->c_iflag & IGNPAR)
441 uap->port.ignore_status_mask |= UART01x_RSR_OE;
442 }
443
444 /*
445 * Ignore all characters if CREAD is not set.
446 */
447 if ((termios->c_cflag & CREAD) == 0)
448 uap->port.ignore_status_mask |= UART_DUMMY_RSR_RX;
449
450 /* first, disable everything */
451 old_cr = readb(uap->port.membase + UART010_CR) & ~UART010_CR_MSIE;
452
453 if (UART_ENABLE_MS(port, termios->c_cflag))
454 old_cr |= UART010_CR_MSIE;
455
456 writel(0, uap->port.membase + UART010_CR);
457
458 /* Set baud rate */
459 quot -= 1;
460 writel((quot & 0xf00) >> 8, uap->port.membase + UART010_LCRM);
461 writel(quot & 0xff, uap->port.membase + UART010_LCRL);
462
463 /*
464 * ----------v----------v----------v----------v-----
465 * NOTE: MUST BE WRITTEN AFTER UARTLCR_M & UARTLCR_L
466 * ----------^----------^----------^----------^-----
467 */
468 writel(lcr_h, uap->port.membase + UART010_LCRH);
469 writel(old_cr, uap->port.membase + UART010_CR);
470
471 spin_unlock_irqrestore(&uap->port.lock, flags);
472 }
473
474 static void pl010_set_ldisc(struct uart_port *port)
475 {
476 int line = port->line;
477
478 if (line >= port->state->port.tty->driver->num)
479 return;
480
481 if (port->state->port.tty->ldisc->ops->num == N_PPS) {
482 port->flags |= UPF_HARDPPS_CD;
483 pl010_enable_ms(port);
484 } else
485 port->flags &= ~UPF_HARDPPS_CD;
486 }
487
488 static const char *pl010_type(struct uart_port *port)
489 {
490 return port->type == PORT_AMBA ? "AMBA" : NULL;
491 }
492
493 /*
494 * Release the memory region(s) being used by 'port'
495 */
496 static void pl010_release_port(struct uart_port *port)
497 {
498 release_mem_region(port->mapbase, UART_PORT_SIZE);
499 }
500
501 /*
502 * Request the memory region(s) being used by 'port'
503 */
504 static int pl010_request_port(struct uart_port *port)
505 {
506 return request_mem_region(port->mapbase, UART_PORT_SIZE, "uart-pl010")
507 != NULL ? 0 : -EBUSY;
508 }
509
510 /*
511 * Configure/autoconfigure the port.
512 */
513 static void pl010_config_port(struct uart_port *port, int flags)
514 {
515 if (flags & UART_CONFIG_TYPE) {
516 port->type = PORT_AMBA;
517 pl010_request_port(port);
518 }
519 }
520
521 /*
522 * verify the new serial_struct (for TIOCSSERIAL).
523 */
524 static int pl010_verify_port(struct uart_port *port, struct serial_struct *ser)
525 {
526 int ret = 0;
527 if (ser->type != PORT_UNKNOWN && ser->type != PORT_AMBA)
528 ret = -EINVAL;
529 if (ser->irq < 0 || ser->irq >= nr_irqs)
530 ret = -EINVAL;
531 if (ser->baud_base < 9600)
532 ret = -EINVAL;
533 return ret;
534 }
535
536 static struct uart_ops amba_pl010_pops = {
537 .tx_empty = pl010_tx_empty,
538 .set_mctrl = pl010_set_mctrl,
539 .get_mctrl = pl010_get_mctrl,
540 .stop_tx = pl010_stop_tx,
541 .start_tx = pl010_start_tx,
542 .stop_rx = pl010_stop_rx,
543 .enable_ms = pl010_enable_ms,
544 .break_ctl = pl010_break_ctl,
545 .startup = pl010_startup,
546 .shutdown = pl010_shutdown,
547 .set_termios = pl010_set_termios,
548 .set_ldisc = pl010_set_ldisc,
549 .type = pl010_type,
550 .release_port = pl010_release_port,
551 .request_port = pl010_request_port,
552 .config_port = pl010_config_port,
553 .verify_port = pl010_verify_port,
554 };
555
556 static struct uart_amba_port *amba_ports[UART_NR];
557
558 #ifdef CONFIG_SERIAL_AMBA_PL010_CONSOLE
559
560 static void pl010_console_putchar(struct uart_port *port, int ch)
561 {
562 struct uart_amba_port *uap = (struct uart_amba_port *)port;
563 unsigned int status;
564
565 do {
566 status = readb(uap->port.membase + UART01x_FR);
567 barrier();
568 } while (!UART_TX_READY(status));
569 writel(ch, uap->port.membase + UART01x_DR);
570 }
571
572 static void
573 pl010_console_write(struct console *co, const char *s, unsigned int count)
574 {
575 struct uart_amba_port *uap = amba_ports[co->index];
576 unsigned int status, old_cr;
577
578 clk_enable(uap->clk);
579
580 /*
581 * First save the CR then disable the interrupts
582 */
583 old_cr = readb(uap->port.membase + UART010_CR);
584 writel(UART01x_CR_UARTEN, uap->port.membase + UART010_CR);
585
586 uart_console_write(&uap->port, s, count, pl010_console_putchar);
587
588 /*
589 * Finally, wait for transmitter to become empty
590 * and restore the TCR
591 */
592 do {
593 status = readb(uap->port.membase + UART01x_FR);
594 barrier();
595 } while (status & UART01x_FR_BUSY);
596 writel(old_cr, uap->port.membase + UART010_CR);
597
598 clk_disable(uap->clk);
599 }
600
601 static void __init
602 pl010_console_get_options(struct uart_amba_port *uap, int *baud,
603 int *parity, int *bits)
604 {
605 if (readb(uap->port.membase + UART010_CR) & UART01x_CR_UARTEN) {
606 unsigned int lcr_h, quot;
607 lcr_h = readb(uap->port.membase + UART010_LCRH);
608
609 *parity = 'n';
610 if (lcr_h & UART01x_LCRH_PEN) {
611 if (lcr_h & UART01x_LCRH_EPS)
612 *parity = 'e';
613 else
614 *parity = 'o';
615 }
616
617 if ((lcr_h & 0x60) == UART01x_LCRH_WLEN_7)
618 *bits = 7;
619 else
620 *bits = 8;
621
622 quot = readb(uap->port.membase + UART010_LCRL) |
623 readb(uap->port.membase + UART010_LCRM) << 8;
624 *baud = uap->port.uartclk / (16 * (quot + 1));
625 }
626 }
627
628 static int __init pl010_console_setup(struct console *co, char *options)
629 {
630 struct uart_amba_port *uap;
631 int baud = 38400;
632 int bits = 8;
633 int parity = 'n';
634 int flow = 'n';
635
636 /*
637 * Check whether an invalid uart number has been specified, and
638 * if so, search for the first available port that does have
639 * console support.
640 */
641 if (co->index >= UART_NR)
642 co->index = 0;
643 uap = amba_ports[co->index];
644 if (!uap)
645 return -ENODEV;
646
647 uap->port.uartclk = clk_get_rate(uap->clk);
648
649 if (options)
650 uart_parse_options(options, &baud, &parity, &bits, &flow);
651 else
652 pl010_console_get_options(uap, &baud, &parity, &bits);
653
654 return uart_set_options(&uap->port, co, baud, parity, bits, flow);
655 }
656
657 static struct uart_driver amba_reg;
658 static struct console amba_console = {
659 .name = "ttyAM",
660 .write = pl010_console_write,
661 .device = uart_console_device,
662 .setup = pl010_console_setup,
663 .flags = CON_PRINTBUFFER,
664 .index = -1,
665 .data = &amba_reg,
666 };
667
668 #define AMBA_CONSOLE &amba_console
669 #else
670 #define AMBA_CONSOLE NULL
671 #endif
672
673 static struct uart_driver amba_reg = {
674 .owner = THIS_MODULE,
675 .driver_name = "ttyAM",
676 .dev_name = "ttyAM",
677 .major = SERIAL_AMBA_MAJOR,
678 .minor = SERIAL_AMBA_MINOR,
679 .nr = UART_NR,
680 .cons = AMBA_CONSOLE,
681 };
682
683 static int pl010_probe(struct amba_device *dev, struct amba_id *id)
684 {
685 struct uart_amba_port *uap;
686 void __iomem *base;
687 int i, ret;
688
689 for (i = 0; i < ARRAY_SIZE(amba_ports); i++)
690 if (amba_ports[i] == NULL)
691 break;
692
693 if (i == ARRAY_SIZE(amba_ports)) {
694 ret = -EBUSY;
695 goto out;
696 }
697
698 uap = kzalloc(sizeof(struct uart_amba_port), GFP_KERNEL);
699 if (!uap) {
700 ret = -ENOMEM;
701 goto out;
702 }
703
704 base = ioremap(dev->res.start, resource_size(&dev->res));
705 if (!base) {
706 ret = -ENOMEM;
707 goto free;
708 }
709
710 uap->clk = clk_get(&dev->dev, NULL);
711 if (IS_ERR(uap->clk)) {
712 ret = PTR_ERR(uap->clk);
713 goto unmap;
714 }
715
716 uap->port.dev = &dev->dev;
717 uap->port.mapbase = dev->res.start;
718 uap->port.membase = base;
719 uap->port.iotype = UPIO_MEM;
720 uap->port.irq = dev->irq[0];
721 uap->port.fifosize = 16;
722 uap->port.ops = &amba_pl010_pops;
723 uap->port.flags = UPF_BOOT_AUTOCONF;
724 uap->port.line = i;
725 uap->dev = dev;
726 uap->data = dev->dev.platform_data;
727
728 amba_ports[i] = uap;
729
730 amba_set_drvdata(dev, uap);
731 ret = uart_add_one_port(&amba_reg, &uap->port);
732 if (ret) {
733 amba_set_drvdata(dev, NULL);
734 amba_ports[i] = NULL;
735 clk_put(uap->clk);
736 unmap:
737 iounmap(base);
738 free:
739 kfree(uap);
740 }
741 out:
742 return ret;
743 }
744
745 static int pl010_remove(struct amba_device *dev)
746 {
747 struct uart_amba_port *uap = amba_get_drvdata(dev);
748 int i;
749
750 amba_set_drvdata(dev, NULL);
751
752 uart_remove_one_port(&amba_reg, &uap->port);
753
754 for (i = 0; i < ARRAY_SIZE(amba_ports); i++)
755 if (amba_ports[i] == uap)
756 amba_ports[i] = NULL;
757
758 iounmap(uap->port.membase);
759 clk_put(uap->clk);
760 kfree(uap);
761 return 0;
762 }
763
764 static int pl010_suspend(struct amba_device *dev, pm_message_t state)
765 {
766 struct uart_amba_port *uap = amba_get_drvdata(dev);
767
768 if (uap)
769 uart_suspend_port(&amba_reg, &uap->port);
770
771 return 0;
772 }
773
774 static int pl010_resume(struct amba_device *dev)
775 {
776 struct uart_amba_port *uap = amba_get_drvdata(dev);
777
778 if (uap)
779 uart_resume_port(&amba_reg, &uap->port);
780
781 return 0;
782 }
783
784 static struct amba_id pl010_ids[] __initdata = {
785 {
786 .id = 0x00041010,
787 .mask = 0x000fffff,
788 },
789 { 0, 0 },
790 };
791
792 static struct amba_driver pl010_driver = {
793 .drv = {
794 .name = "uart-pl010",
795 },
796 .id_table = pl010_ids,
797 .probe = pl010_probe,
798 .remove = pl010_remove,
799 .suspend = pl010_suspend,
800 .resume = pl010_resume,
801 };
802
803 static int __init pl010_init(void)
804 {
805 int ret;
806
807 printk(KERN_INFO "Serial: AMBA driver\n");
808
809 ret = uart_register_driver(&amba_reg);
810 if (ret == 0) {
811 ret = amba_driver_register(&pl010_driver);
812 if (ret)
813 uart_unregister_driver(&amba_reg);
814 }
815 return ret;
816 }
817
818 static void __exit pl010_exit(void)
819 {
820 amba_driver_unregister(&pl010_driver);
821 uart_unregister_driver(&amba_reg);
822 }
823
824 module_init(pl010_init);
825 module_exit(pl010_exit);
826
827 MODULE_AUTHOR("ARM Ltd/Deep Blue Solutions Ltd");
828 MODULE_DESCRIPTION("ARM AMBA serial port driver");
829 MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.064468 seconds and 5 git commands to generate.