xHCI: set USB2 hardware LPM
[deliverable/linux.git] / drivers / usb / host / xhci-hub.c
1 /*
2 * xHCI host controller driver
3 *
4 * Copyright (C) 2008 Intel Corp.
5 *
6 * Author: Sarah Sharp
7 * Some code borrowed from the Linux EHCI driver.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
16 * for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software Foundation,
20 * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 */
22
23 #include <asm/unaligned.h>
24
25 #include "xhci.h"
26
27 #define PORT_WAKE_BITS (PORT_WKOC_E | PORT_WKDISC_E | PORT_WKCONN_E)
28 #define PORT_RWC_BITS (PORT_CSC | PORT_PEC | PORT_WRC | PORT_OCC | \
29 PORT_RC | PORT_PLC | PORT_PE)
30
31 static void xhci_common_hub_descriptor(struct xhci_hcd *xhci,
32 struct usb_hub_descriptor *desc, int ports)
33 {
34 u16 temp;
35
36 desc->bPwrOn2PwrGood = 10; /* xhci section 5.4.9 says 20ms max */
37 desc->bHubContrCurrent = 0;
38
39 desc->bNbrPorts = ports;
40 /* Ugh, these should be #defines, FIXME */
41 /* Using table 11-13 in USB 2.0 spec. */
42 temp = 0;
43 /* Bits 1:0 - support port power switching, or power always on */
44 if (HCC_PPC(xhci->hcc_params))
45 temp |= 0x0001;
46 else
47 temp |= 0x0002;
48 /* Bit 2 - root hubs are not part of a compound device */
49 /* Bits 4:3 - individual port over current protection */
50 temp |= 0x0008;
51 /* Bits 6:5 - no TTs in root ports */
52 /* Bit 7 - no port indicators */
53 desc->wHubCharacteristics = cpu_to_le16(temp);
54 }
55
56 /* Fill in the USB 2.0 roothub descriptor */
57 static void xhci_usb2_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci,
58 struct usb_hub_descriptor *desc)
59 {
60 int ports;
61 u16 temp;
62 __u8 port_removable[(USB_MAXCHILDREN + 1 + 7) / 8];
63 u32 portsc;
64 unsigned int i;
65
66 ports = xhci->num_usb2_ports;
67
68 xhci_common_hub_descriptor(xhci, desc, ports);
69 desc->bDescriptorType = 0x29;
70 temp = 1 + (ports / 8);
71 desc->bDescLength = 7 + 2 * temp;
72
73 /* The Device Removable bits are reported on a byte granularity.
74 * If the port doesn't exist within that byte, the bit is set to 0.
75 */
76 memset(port_removable, 0, sizeof(port_removable));
77 for (i = 0; i < ports; i++) {
78 portsc = xhci_readl(xhci, xhci->usb3_ports[i]);
79 /* If a device is removable, PORTSC reports a 0, same as in the
80 * hub descriptor DeviceRemovable bits.
81 */
82 if (portsc & PORT_DEV_REMOVE)
83 /* This math is hairy because bit 0 of DeviceRemovable
84 * is reserved, and bit 1 is for port 1, etc.
85 */
86 port_removable[(i + 1) / 8] |= 1 << ((i + 1) % 8);
87 }
88
89 /* ch11.h defines a hub descriptor that has room for USB_MAXCHILDREN
90 * ports on it. The USB 2.0 specification says that there are two
91 * variable length fields at the end of the hub descriptor:
92 * DeviceRemovable and PortPwrCtrlMask. But since we can have less than
93 * USB_MAXCHILDREN ports, we may need to use the DeviceRemovable array
94 * to set PortPwrCtrlMask bits. PortPwrCtrlMask must always be set to
95 * 0xFF, so we initialize the both arrays (DeviceRemovable and
96 * PortPwrCtrlMask) to 0xFF. Then we set the DeviceRemovable for each
97 * set of ports that actually exist.
98 */
99 memset(desc->u.hs.DeviceRemovable, 0xff,
100 sizeof(desc->u.hs.DeviceRemovable));
101 memset(desc->u.hs.PortPwrCtrlMask, 0xff,
102 sizeof(desc->u.hs.PortPwrCtrlMask));
103
104 for (i = 0; i < (ports + 1 + 7) / 8; i++)
105 memset(&desc->u.hs.DeviceRemovable[i], port_removable[i],
106 sizeof(__u8));
107 }
108
109 /* Fill in the USB 3.0 roothub descriptor */
110 static void xhci_usb3_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci,
111 struct usb_hub_descriptor *desc)
112 {
113 int ports;
114 u16 port_removable;
115 u32 portsc;
116 unsigned int i;
117
118 ports = xhci->num_usb3_ports;
119 xhci_common_hub_descriptor(xhci, desc, ports);
120 desc->bDescriptorType = 0x2a;
121 desc->bDescLength = 12;
122
123 /* header decode latency should be zero for roothubs,
124 * see section 4.23.5.2.
125 */
126 desc->u.ss.bHubHdrDecLat = 0;
127 desc->u.ss.wHubDelay = 0;
128
129 port_removable = 0;
130 /* bit 0 is reserved, bit 1 is for port 1, etc. */
131 for (i = 0; i < ports; i++) {
132 portsc = xhci_readl(xhci, xhci->usb3_ports[i]);
133 if (portsc & PORT_DEV_REMOVE)
134 port_removable |= 1 << (i + 1);
135 }
136 memset(&desc->u.ss.DeviceRemovable,
137 (__force __u16) cpu_to_le16(port_removable),
138 sizeof(__u16));
139 }
140
141 static void xhci_hub_descriptor(struct usb_hcd *hcd, struct xhci_hcd *xhci,
142 struct usb_hub_descriptor *desc)
143 {
144
145 if (hcd->speed == HCD_USB3)
146 xhci_usb3_hub_descriptor(hcd, xhci, desc);
147 else
148 xhci_usb2_hub_descriptor(hcd, xhci, desc);
149
150 }
151
152 static unsigned int xhci_port_speed(unsigned int port_status)
153 {
154 if (DEV_LOWSPEED(port_status))
155 return USB_PORT_STAT_LOW_SPEED;
156 if (DEV_HIGHSPEED(port_status))
157 return USB_PORT_STAT_HIGH_SPEED;
158 /*
159 * FIXME: Yes, we should check for full speed, but the core uses that as
160 * a default in portspeed() in usb/core/hub.c (which is the only place
161 * USB_PORT_STAT_*_SPEED is used).
162 */
163 return 0;
164 }
165
166 /*
167 * These bits are Read Only (RO) and should be saved and written to the
168 * registers: 0, 3, 10:13, 30
169 * connect status, over-current status, port speed, and device removable.
170 * connect status and port speed are also sticky - meaning they're in
171 * the AUX well and they aren't changed by a hot, warm, or cold reset.
172 */
173 #define XHCI_PORT_RO ((1<<0) | (1<<3) | (0xf<<10) | (1<<30))
174 /*
175 * These bits are RW; writing a 0 clears the bit, writing a 1 sets the bit:
176 * bits 5:8, 9, 14:15, 25:27
177 * link state, port power, port indicator state, "wake on" enable state
178 */
179 #define XHCI_PORT_RWS ((0xf<<5) | (1<<9) | (0x3<<14) | (0x7<<25))
180 /*
181 * These bits are RW; writing a 1 sets the bit, writing a 0 has no effect:
182 * bit 4 (port reset)
183 */
184 #define XHCI_PORT_RW1S ((1<<4))
185 /*
186 * These bits are RW; writing a 1 clears the bit, writing a 0 has no effect:
187 * bits 1, 17, 18, 19, 20, 21, 22, 23
188 * port enable/disable, and
189 * change bits: connect, PED, warm port reset changed (reserved zero for USB 2.0 ports),
190 * over-current, reset, link state, and L1 change
191 */
192 #define XHCI_PORT_RW1CS ((1<<1) | (0x7f<<17))
193 /*
194 * Bit 16 is RW, and writing a '1' to it causes the link state control to be
195 * latched in
196 */
197 #define XHCI_PORT_RW ((1<<16))
198 /*
199 * These bits are Reserved Zero (RsvdZ) and zero should be written to them:
200 * bits 2, 24, 28:31
201 */
202 #define XHCI_PORT_RZ ((1<<2) | (1<<24) | (0xf<<28))
203
204 /*
205 * Given a port state, this function returns a value that would result in the
206 * port being in the same state, if the value was written to the port status
207 * control register.
208 * Save Read Only (RO) bits and save read/write bits where
209 * writing a 0 clears the bit and writing a 1 sets the bit (RWS).
210 * For all other types (RW1S, RW1CS, RW, and RZ), writing a '0' has no effect.
211 */
212 u32 xhci_port_state_to_neutral(u32 state)
213 {
214 /* Save read-only status and port state */
215 return (state & XHCI_PORT_RO) | (state & XHCI_PORT_RWS);
216 }
217
218 /*
219 * find slot id based on port number.
220 * @port: The one-based port number from one of the two split roothubs.
221 */
222 int xhci_find_slot_id_by_port(struct usb_hcd *hcd, struct xhci_hcd *xhci,
223 u16 port)
224 {
225 int slot_id;
226 int i;
227 enum usb_device_speed speed;
228
229 slot_id = 0;
230 for (i = 0; i < MAX_HC_SLOTS; i++) {
231 if (!xhci->devs[i])
232 continue;
233 speed = xhci->devs[i]->udev->speed;
234 if (((speed == USB_SPEED_SUPER) == (hcd->speed == HCD_USB3))
235 && xhci->devs[i]->fake_port == port) {
236 slot_id = i;
237 break;
238 }
239 }
240
241 return slot_id;
242 }
243
244 /*
245 * Stop device
246 * It issues stop endpoint command for EP 0 to 30. And wait the last command
247 * to complete.
248 * suspend will set to 1, if suspend bit need to set in command.
249 */
250 static int xhci_stop_device(struct xhci_hcd *xhci, int slot_id, int suspend)
251 {
252 struct xhci_virt_device *virt_dev;
253 struct xhci_command *cmd;
254 unsigned long flags;
255 int timeleft;
256 int ret;
257 int i;
258
259 ret = 0;
260 virt_dev = xhci->devs[slot_id];
261 cmd = xhci_alloc_command(xhci, false, true, GFP_NOIO);
262 if (!cmd) {
263 xhci_dbg(xhci, "Couldn't allocate command structure.\n");
264 return -ENOMEM;
265 }
266
267 spin_lock_irqsave(&xhci->lock, flags);
268 for (i = LAST_EP_INDEX; i > 0; i--) {
269 if (virt_dev->eps[i].ring && virt_dev->eps[i].ring->dequeue)
270 xhci_queue_stop_endpoint(xhci, slot_id, i, suspend);
271 }
272 cmd->command_trb = xhci->cmd_ring->enqueue;
273 list_add_tail(&cmd->cmd_list, &virt_dev->cmd_list);
274 xhci_queue_stop_endpoint(xhci, slot_id, 0, suspend);
275 xhci_ring_cmd_db(xhci);
276 spin_unlock_irqrestore(&xhci->lock, flags);
277
278 /* Wait for last stop endpoint command to finish */
279 timeleft = wait_for_completion_interruptible_timeout(
280 cmd->completion,
281 USB_CTRL_SET_TIMEOUT);
282 if (timeleft <= 0) {
283 xhci_warn(xhci, "%s while waiting for stop endpoint command\n",
284 timeleft == 0 ? "Timeout" : "Signal");
285 spin_lock_irqsave(&xhci->lock, flags);
286 /* The timeout might have raced with the event ring handler, so
287 * only delete from the list if the item isn't poisoned.
288 */
289 if (cmd->cmd_list.next != LIST_POISON1)
290 list_del(&cmd->cmd_list);
291 spin_unlock_irqrestore(&xhci->lock, flags);
292 ret = -ETIME;
293 goto command_cleanup;
294 }
295
296 command_cleanup:
297 xhci_free_command(xhci, cmd);
298 return ret;
299 }
300
301 /*
302 * Ring device, it rings the all doorbells unconditionally.
303 */
304 void xhci_ring_device(struct xhci_hcd *xhci, int slot_id)
305 {
306 int i;
307
308 for (i = 0; i < LAST_EP_INDEX + 1; i++)
309 if (xhci->devs[slot_id]->eps[i].ring &&
310 xhci->devs[slot_id]->eps[i].ring->dequeue)
311 xhci_ring_ep_doorbell(xhci, slot_id, i, 0);
312
313 return;
314 }
315
316 static void xhci_disable_port(struct usb_hcd *hcd, struct xhci_hcd *xhci,
317 u16 wIndex, __le32 __iomem *addr, u32 port_status)
318 {
319 /* Don't allow the USB core to disable SuperSpeed ports. */
320 if (hcd->speed == HCD_USB3) {
321 xhci_dbg(xhci, "Ignoring request to disable "
322 "SuperSpeed port.\n");
323 return;
324 }
325
326 /* Write 1 to disable the port */
327 xhci_writel(xhci, port_status | PORT_PE, addr);
328 port_status = xhci_readl(xhci, addr);
329 xhci_dbg(xhci, "disable port, actual port %d status = 0x%x\n",
330 wIndex, port_status);
331 }
332
333 static void xhci_clear_port_change_bit(struct xhci_hcd *xhci, u16 wValue,
334 u16 wIndex, __le32 __iomem *addr, u32 port_status)
335 {
336 char *port_change_bit;
337 u32 status;
338
339 switch (wValue) {
340 case USB_PORT_FEAT_C_RESET:
341 status = PORT_RC;
342 port_change_bit = "reset";
343 break;
344 case USB_PORT_FEAT_C_BH_PORT_RESET:
345 status = PORT_WRC;
346 port_change_bit = "warm(BH) reset";
347 break;
348 case USB_PORT_FEAT_C_CONNECTION:
349 status = PORT_CSC;
350 port_change_bit = "connect";
351 break;
352 case USB_PORT_FEAT_C_OVER_CURRENT:
353 status = PORT_OCC;
354 port_change_bit = "over-current";
355 break;
356 case USB_PORT_FEAT_C_ENABLE:
357 status = PORT_PEC;
358 port_change_bit = "enable/disable";
359 break;
360 case USB_PORT_FEAT_C_SUSPEND:
361 status = PORT_PLC;
362 port_change_bit = "suspend/resume";
363 break;
364 case USB_PORT_FEAT_C_PORT_LINK_STATE:
365 status = PORT_PLC;
366 port_change_bit = "link state";
367 break;
368 default:
369 /* Should never happen */
370 return;
371 }
372 /* Change bits are all write 1 to clear */
373 xhci_writel(xhci, port_status | status, addr);
374 port_status = xhci_readl(xhci, addr);
375 xhci_dbg(xhci, "clear port %s change, actual port %d status = 0x%x\n",
376 port_change_bit, wIndex, port_status);
377 }
378
379 static int xhci_get_ports(struct usb_hcd *hcd, __le32 __iomem ***port_array)
380 {
381 int max_ports;
382 struct xhci_hcd *xhci = hcd_to_xhci(hcd);
383
384 if (hcd->speed == HCD_USB3) {
385 max_ports = xhci->num_usb3_ports;
386 *port_array = xhci->usb3_ports;
387 } else {
388 max_ports = xhci->num_usb2_ports;
389 *port_array = xhci->usb2_ports;
390 }
391
392 return max_ports;
393 }
394
395 void xhci_set_link_state(struct xhci_hcd *xhci, __le32 __iomem **port_array,
396 int port_id, u32 link_state)
397 {
398 u32 temp;
399
400 temp = xhci_readl(xhci, port_array[port_id]);
401 temp = xhci_port_state_to_neutral(temp);
402 temp &= ~PORT_PLS_MASK;
403 temp |= PORT_LINK_STROBE | link_state;
404 xhci_writel(xhci, temp, port_array[port_id]);
405 }
406
407 /* Test and clear port RWC bit */
408 void xhci_test_and_clear_bit(struct xhci_hcd *xhci, __le32 __iomem **port_array,
409 int port_id, u32 port_bit)
410 {
411 u32 temp;
412
413 temp = xhci_readl(xhci, port_array[port_id]);
414 if (temp & port_bit) {
415 temp = xhci_port_state_to_neutral(temp);
416 temp |= port_bit;
417 xhci_writel(xhci, temp, port_array[port_id]);
418 }
419 }
420
421 int xhci_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue,
422 u16 wIndex, char *buf, u16 wLength)
423 {
424 struct xhci_hcd *xhci = hcd_to_xhci(hcd);
425 int max_ports;
426 unsigned long flags;
427 u32 temp, status;
428 int retval = 0;
429 __le32 __iomem **port_array;
430 int slot_id;
431 struct xhci_bus_state *bus_state;
432 u16 link_state = 0;
433
434 max_ports = xhci_get_ports(hcd, &port_array);
435 bus_state = &xhci->bus_state[hcd_index(hcd)];
436
437 spin_lock_irqsave(&xhci->lock, flags);
438 switch (typeReq) {
439 case GetHubStatus:
440 /* No power source, over-current reported per port */
441 memset(buf, 0, 4);
442 break;
443 case GetHubDescriptor:
444 /* Check to make sure userspace is asking for the USB 3.0 hub
445 * descriptor for the USB 3.0 roothub. If not, we stall the
446 * endpoint, like external hubs do.
447 */
448 if (hcd->speed == HCD_USB3 &&
449 (wLength < USB_DT_SS_HUB_SIZE ||
450 wValue != (USB_DT_SS_HUB << 8))) {
451 xhci_dbg(xhci, "Wrong hub descriptor type for "
452 "USB 3.0 roothub.\n");
453 goto error;
454 }
455 xhci_hub_descriptor(hcd, xhci,
456 (struct usb_hub_descriptor *) buf);
457 break;
458 case GetPortStatus:
459 if (!wIndex || wIndex > max_ports)
460 goto error;
461 wIndex--;
462 status = 0;
463 temp = xhci_readl(xhci, port_array[wIndex]);
464 if (temp == 0xffffffff) {
465 retval = -ENODEV;
466 break;
467 }
468 xhci_dbg(xhci, "get port status, actual port %d status = 0x%x\n", wIndex, temp);
469
470 /* wPortChange bits */
471 if (temp & PORT_CSC)
472 status |= USB_PORT_STAT_C_CONNECTION << 16;
473 if (temp & PORT_PEC)
474 status |= USB_PORT_STAT_C_ENABLE << 16;
475 if ((temp & PORT_OCC))
476 status |= USB_PORT_STAT_C_OVERCURRENT << 16;
477 if ((temp & PORT_RC))
478 status |= USB_PORT_STAT_C_RESET << 16;
479 /* USB3.0 only */
480 if (hcd->speed == HCD_USB3) {
481 if ((temp & PORT_PLC))
482 status |= USB_PORT_STAT_C_LINK_STATE << 16;
483 if ((temp & PORT_WRC))
484 status |= USB_PORT_STAT_C_BH_RESET << 16;
485 }
486
487 if (hcd->speed != HCD_USB3) {
488 if ((temp & PORT_PLS_MASK) == XDEV_U3
489 && (temp & PORT_POWER))
490 status |= USB_PORT_STAT_SUSPEND;
491 }
492 if ((temp & PORT_PLS_MASK) == XDEV_RESUME &&
493 !DEV_SUPERSPEED(temp)) {
494 if ((temp & PORT_RESET) || !(temp & PORT_PE))
495 goto error;
496 if (time_after_eq(jiffies,
497 bus_state->resume_done[wIndex])) {
498 xhci_dbg(xhci, "Resume USB2 port %d\n",
499 wIndex + 1);
500 bus_state->resume_done[wIndex] = 0;
501 xhci_set_link_state(xhci, port_array, wIndex,
502 XDEV_U0);
503 xhci_dbg(xhci, "set port %d resume\n",
504 wIndex + 1);
505 slot_id = xhci_find_slot_id_by_port(hcd, xhci,
506 wIndex + 1);
507 if (!slot_id) {
508 xhci_dbg(xhci, "slot_id is zero\n");
509 goto error;
510 }
511 xhci_ring_device(xhci, slot_id);
512 bus_state->port_c_suspend |= 1 << wIndex;
513 bus_state->suspended_ports &= ~(1 << wIndex);
514 } else {
515 /*
516 * The resume has been signaling for less than
517 * 20ms. Report the port status as SUSPEND,
518 * let the usbcore check port status again
519 * and clear resume signaling later.
520 */
521 status |= USB_PORT_STAT_SUSPEND;
522 }
523 }
524 if ((temp & PORT_PLS_MASK) == XDEV_U0
525 && (temp & PORT_POWER)
526 && (bus_state->suspended_ports & (1 << wIndex))) {
527 bus_state->suspended_ports &= ~(1 << wIndex);
528 if (hcd->speed != HCD_USB3)
529 bus_state->port_c_suspend |= 1 << wIndex;
530 }
531 if (temp & PORT_CONNECT) {
532 status |= USB_PORT_STAT_CONNECTION;
533 status |= xhci_port_speed(temp);
534 }
535 if (temp & PORT_PE)
536 status |= USB_PORT_STAT_ENABLE;
537 if (temp & PORT_OC)
538 status |= USB_PORT_STAT_OVERCURRENT;
539 if (temp & PORT_RESET)
540 status |= USB_PORT_STAT_RESET;
541 if (temp & PORT_POWER) {
542 if (hcd->speed == HCD_USB3)
543 status |= USB_SS_PORT_STAT_POWER;
544 else
545 status |= USB_PORT_STAT_POWER;
546 }
547 /* Port Link State */
548 if (hcd->speed == HCD_USB3) {
549 /* resume state is a xHCI internal state.
550 * Do not report it to usb core.
551 */
552 if ((temp & PORT_PLS_MASK) != XDEV_RESUME)
553 status |= (temp & PORT_PLS_MASK);
554 }
555 if (bus_state->port_c_suspend & (1 << wIndex))
556 status |= 1 << USB_PORT_FEAT_C_SUSPEND;
557 xhci_dbg(xhci, "Get port status returned 0x%x\n", status);
558 put_unaligned(cpu_to_le32(status), (__le32 *) buf);
559 break;
560 case SetPortFeature:
561 if (wValue == USB_PORT_FEAT_LINK_STATE)
562 link_state = (wIndex & 0xff00) >> 3;
563 wIndex &= 0xff;
564 if (!wIndex || wIndex > max_ports)
565 goto error;
566 wIndex--;
567 temp = xhci_readl(xhci, port_array[wIndex]);
568 if (temp == 0xffffffff) {
569 retval = -ENODEV;
570 break;
571 }
572 temp = xhci_port_state_to_neutral(temp);
573 /* FIXME: What new port features do we need to support? */
574 switch (wValue) {
575 case USB_PORT_FEAT_SUSPEND:
576 temp = xhci_readl(xhci, port_array[wIndex]);
577 if ((temp & PORT_PLS_MASK) != XDEV_U0) {
578 /* Resume the port to U0 first */
579 xhci_set_link_state(xhci, port_array, wIndex,
580 XDEV_U0);
581 spin_unlock_irqrestore(&xhci->lock, flags);
582 msleep(10);
583 spin_lock_irqsave(&xhci->lock, flags);
584 }
585 /* In spec software should not attempt to suspend
586 * a port unless the port reports that it is in the
587 * enabled (PED = ‘1’,PLS < ‘3’) state.
588 */
589 temp = xhci_readl(xhci, port_array[wIndex]);
590 if ((temp & PORT_PE) == 0 || (temp & PORT_RESET)
591 || (temp & PORT_PLS_MASK) >= XDEV_U3) {
592 xhci_warn(xhci, "USB core suspending device "
593 "not in U0/U1/U2.\n");
594 goto error;
595 }
596
597 slot_id = xhci_find_slot_id_by_port(hcd, xhci,
598 wIndex + 1);
599 if (!slot_id) {
600 xhci_warn(xhci, "slot_id is zero\n");
601 goto error;
602 }
603 /* unlock to execute stop endpoint commands */
604 spin_unlock_irqrestore(&xhci->lock, flags);
605 xhci_stop_device(xhci, slot_id, 1);
606 spin_lock_irqsave(&xhci->lock, flags);
607
608 xhci_set_link_state(xhci, port_array, wIndex, XDEV_U3);
609
610 spin_unlock_irqrestore(&xhci->lock, flags);
611 msleep(10); /* wait device to enter */
612 spin_lock_irqsave(&xhci->lock, flags);
613
614 temp = xhci_readl(xhci, port_array[wIndex]);
615 bus_state->suspended_ports |= 1 << wIndex;
616 break;
617 case USB_PORT_FEAT_LINK_STATE:
618 temp = xhci_readl(xhci, port_array[wIndex]);
619 /* Software should not attempt to set
620 * port link state above '5' (Rx.Detect) and the port
621 * must be enabled.
622 */
623 if ((temp & PORT_PE) == 0 ||
624 (link_state > USB_SS_PORT_LS_RX_DETECT)) {
625 xhci_warn(xhci, "Cannot set link state.\n");
626 goto error;
627 }
628
629 if (link_state == USB_SS_PORT_LS_U3) {
630 slot_id = xhci_find_slot_id_by_port(hcd, xhci,
631 wIndex + 1);
632 if (slot_id) {
633 /* unlock to execute stop endpoint
634 * commands */
635 spin_unlock_irqrestore(&xhci->lock,
636 flags);
637 xhci_stop_device(xhci, slot_id, 1);
638 spin_lock_irqsave(&xhci->lock, flags);
639 }
640 }
641
642 xhci_set_link_state(xhci, port_array, wIndex,
643 link_state);
644
645 spin_unlock_irqrestore(&xhci->lock, flags);
646 msleep(20); /* wait device to enter */
647 spin_lock_irqsave(&xhci->lock, flags);
648
649 temp = xhci_readl(xhci, port_array[wIndex]);
650 if (link_state == USB_SS_PORT_LS_U3)
651 bus_state->suspended_ports |= 1 << wIndex;
652 break;
653 case USB_PORT_FEAT_POWER:
654 /*
655 * Turn on ports, even if there isn't per-port switching.
656 * HC will report connect events even before this is set.
657 * However, khubd will ignore the roothub events until
658 * the roothub is registered.
659 */
660 xhci_writel(xhci, temp | PORT_POWER,
661 port_array[wIndex]);
662
663 temp = xhci_readl(xhci, port_array[wIndex]);
664 xhci_dbg(xhci, "set port power, actual port %d status = 0x%x\n", wIndex, temp);
665 break;
666 case USB_PORT_FEAT_RESET:
667 temp = (temp | PORT_RESET);
668 xhci_writel(xhci, temp, port_array[wIndex]);
669
670 temp = xhci_readl(xhci, port_array[wIndex]);
671 xhci_dbg(xhci, "set port reset, actual port %d status = 0x%x\n", wIndex, temp);
672 break;
673 case USB_PORT_FEAT_BH_PORT_RESET:
674 temp |= PORT_WR;
675 xhci_writel(xhci, temp, port_array[wIndex]);
676
677 temp = xhci_readl(xhci, port_array[wIndex]);
678 break;
679 default:
680 goto error;
681 }
682 /* unblock any posted writes */
683 temp = xhci_readl(xhci, port_array[wIndex]);
684 break;
685 case ClearPortFeature:
686 if (!wIndex || wIndex > max_ports)
687 goto error;
688 wIndex--;
689 temp = xhci_readl(xhci, port_array[wIndex]);
690 if (temp == 0xffffffff) {
691 retval = -ENODEV;
692 break;
693 }
694 /* FIXME: What new port features do we need to support? */
695 temp = xhci_port_state_to_neutral(temp);
696 switch (wValue) {
697 case USB_PORT_FEAT_SUSPEND:
698 temp = xhci_readl(xhci, port_array[wIndex]);
699 xhci_dbg(xhci, "clear USB_PORT_FEAT_SUSPEND\n");
700 xhci_dbg(xhci, "PORTSC %04x\n", temp);
701 if (temp & PORT_RESET)
702 goto error;
703 if ((temp & PORT_PLS_MASK) == XDEV_U3) {
704 if ((temp & PORT_PE) == 0)
705 goto error;
706
707 xhci_set_link_state(xhci, port_array, wIndex,
708 XDEV_RESUME);
709 spin_unlock_irqrestore(&xhci->lock, flags);
710 msleep(20);
711 spin_lock_irqsave(&xhci->lock, flags);
712 xhci_set_link_state(xhci, port_array, wIndex,
713 XDEV_U0);
714 }
715 bus_state->port_c_suspend |= 1 << wIndex;
716
717 slot_id = xhci_find_slot_id_by_port(hcd, xhci,
718 wIndex + 1);
719 if (!slot_id) {
720 xhci_dbg(xhci, "slot_id is zero\n");
721 goto error;
722 }
723 xhci_ring_device(xhci, slot_id);
724 break;
725 case USB_PORT_FEAT_C_SUSPEND:
726 bus_state->port_c_suspend &= ~(1 << wIndex);
727 case USB_PORT_FEAT_C_RESET:
728 case USB_PORT_FEAT_C_BH_PORT_RESET:
729 case USB_PORT_FEAT_C_CONNECTION:
730 case USB_PORT_FEAT_C_OVER_CURRENT:
731 case USB_PORT_FEAT_C_ENABLE:
732 case USB_PORT_FEAT_C_PORT_LINK_STATE:
733 xhci_clear_port_change_bit(xhci, wValue, wIndex,
734 port_array[wIndex], temp);
735 break;
736 case USB_PORT_FEAT_ENABLE:
737 xhci_disable_port(hcd, xhci, wIndex,
738 port_array[wIndex], temp);
739 break;
740 default:
741 goto error;
742 }
743 break;
744 default:
745 error:
746 /* "stall" on error */
747 retval = -EPIPE;
748 }
749 spin_unlock_irqrestore(&xhci->lock, flags);
750 return retval;
751 }
752
753 /*
754 * Returns 0 if the status hasn't changed, or the number of bytes in buf.
755 * Ports are 0-indexed from the HCD point of view,
756 * and 1-indexed from the USB core pointer of view.
757 *
758 * Note that the status change bits will be cleared as soon as a port status
759 * change event is generated, so we use the saved status from that event.
760 */
761 int xhci_hub_status_data(struct usb_hcd *hcd, char *buf)
762 {
763 unsigned long flags;
764 u32 temp, status;
765 u32 mask;
766 int i, retval;
767 struct xhci_hcd *xhci = hcd_to_xhci(hcd);
768 int max_ports;
769 __le32 __iomem **port_array;
770 struct xhci_bus_state *bus_state;
771
772 max_ports = xhci_get_ports(hcd, &port_array);
773 bus_state = &xhci->bus_state[hcd_index(hcd)];
774
775 /* Initial status is no changes */
776 retval = (max_ports + 8) / 8;
777 memset(buf, 0, retval);
778 status = 0;
779
780 mask = PORT_CSC | PORT_PEC | PORT_OCC | PORT_PLC;
781
782 spin_lock_irqsave(&xhci->lock, flags);
783 /* For each port, did anything change? If so, set that bit in buf. */
784 for (i = 0; i < max_ports; i++) {
785 temp = xhci_readl(xhci, port_array[i]);
786 if (temp == 0xffffffff) {
787 retval = -ENODEV;
788 break;
789 }
790 if ((temp & mask) != 0 ||
791 (bus_state->port_c_suspend & 1 << i) ||
792 (bus_state->resume_done[i] && time_after_eq(
793 jiffies, bus_state->resume_done[i]))) {
794 buf[(i + 1) / 8] |= 1 << (i + 1) % 8;
795 status = 1;
796 }
797 }
798 spin_unlock_irqrestore(&xhci->lock, flags);
799 return status ? retval : 0;
800 }
801
802 #ifdef CONFIG_PM
803
804 int xhci_bus_suspend(struct usb_hcd *hcd)
805 {
806 struct xhci_hcd *xhci = hcd_to_xhci(hcd);
807 int max_ports, port_index;
808 __le32 __iomem **port_array;
809 struct xhci_bus_state *bus_state;
810 unsigned long flags;
811
812 max_ports = xhci_get_ports(hcd, &port_array);
813 bus_state = &xhci->bus_state[hcd_index(hcd)];
814
815 spin_lock_irqsave(&xhci->lock, flags);
816
817 if (hcd->self.root_hub->do_remote_wakeup) {
818 port_index = max_ports;
819 while (port_index--) {
820 if (bus_state->resume_done[port_index] != 0) {
821 spin_unlock_irqrestore(&xhci->lock, flags);
822 xhci_dbg(xhci, "suspend failed because "
823 "port %d is resuming\n",
824 port_index + 1);
825 return -EBUSY;
826 }
827 }
828 }
829
830 port_index = max_ports;
831 bus_state->bus_suspended = 0;
832 while (port_index--) {
833 /* suspend the port if the port is not suspended */
834 u32 t1, t2;
835 int slot_id;
836
837 t1 = xhci_readl(xhci, port_array[port_index]);
838 t2 = xhci_port_state_to_neutral(t1);
839
840 if ((t1 & PORT_PE) && !(t1 & PORT_PLS_MASK)) {
841 xhci_dbg(xhci, "port %d not suspended\n", port_index);
842 slot_id = xhci_find_slot_id_by_port(hcd, xhci,
843 port_index + 1);
844 if (slot_id) {
845 spin_unlock_irqrestore(&xhci->lock, flags);
846 xhci_stop_device(xhci, slot_id, 1);
847 spin_lock_irqsave(&xhci->lock, flags);
848 }
849 t2 &= ~PORT_PLS_MASK;
850 t2 |= PORT_LINK_STROBE | XDEV_U3;
851 set_bit(port_index, &bus_state->bus_suspended);
852 }
853 if (hcd->self.root_hub->do_remote_wakeup) {
854 if (t1 & PORT_CONNECT) {
855 t2 |= PORT_WKOC_E | PORT_WKDISC_E;
856 t2 &= ~PORT_WKCONN_E;
857 } else {
858 t2 |= PORT_WKOC_E | PORT_WKCONN_E;
859 t2 &= ~PORT_WKDISC_E;
860 }
861 } else
862 t2 &= ~PORT_WAKE_BITS;
863
864 t1 = xhci_port_state_to_neutral(t1);
865 if (t1 != t2)
866 xhci_writel(xhci, t2, port_array[port_index]);
867
868 if (hcd->speed != HCD_USB3) {
869 /* enable remote wake up for USB 2.0 */
870 __le32 __iomem *addr;
871 u32 tmp;
872
873 /* Add one to the port status register address to get
874 * the port power control register address.
875 */
876 addr = port_array[port_index] + 1;
877 tmp = xhci_readl(xhci, addr);
878 tmp |= PORT_RWE;
879 xhci_writel(xhci, tmp, addr);
880 }
881 }
882 hcd->state = HC_STATE_SUSPENDED;
883 bus_state->next_statechange = jiffies + msecs_to_jiffies(10);
884 spin_unlock_irqrestore(&xhci->lock, flags);
885 return 0;
886 }
887
888 int xhci_bus_resume(struct usb_hcd *hcd)
889 {
890 struct xhci_hcd *xhci = hcd_to_xhci(hcd);
891 int max_ports, port_index;
892 __le32 __iomem **port_array;
893 struct xhci_bus_state *bus_state;
894 u32 temp;
895 unsigned long flags;
896
897 max_ports = xhci_get_ports(hcd, &port_array);
898 bus_state = &xhci->bus_state[hcd_index(hcd)];
899
900 if (time_before(jiffies, bus_state->next_statechange))
901 msleep(5);
902
903 spin_lock_irqsave(&xhci->lock, flags);
904 if (!HCD_HW_ACCESSIBLE(hcd)) {
905 spin_unlock_irqrestore(&xhci->lock, flags);
906 return -ESHUTDOWN;
907 }
908
909 /* delay the irqs */
910 temp = xhci_readl(xhci, &xhci->op_regs->command);
911 temp &= ~CMD_EIE;
912 xhci_writel(xhci, temp, &xhci->op_regs->command);
913
914 port_index = max_ports;
915 while (port_index--) {
916 /* Check whether need resume ports. If needed
917 resume port and disable remote wakeup */
918 u32 temp;
919 int slot_id;
920
921 temp = xhci_readl(xhci, port_array[port_index]);
922 if (DEV_SUPERSPEED(temp))
923 temp &= ~(PORT_RWC_BITS | PORT_CEC | PORT_WAKE_BITS);
924 else
925 temp &= ~(PORT_RWC_BITS | PORT_WAKE_BITS);
926 if (test_bit(port_index, &bus_state->bus_suspended) &&
927 (temp & PORT_PLS_MASK)) {
928 if (DEV_SUPERSPEED(temp)) {
929 xhci_set_link_state(xhci, port_array,
930 port_index, XDEV_U0);
931 } else {
932 xhci_set_link_state(xhci, port_array,
933 port_index, XDEV_RESUME);
934
935 spin_unlock_irqrestore(&xhci->lock, flags);
936 msleep(20);
937 spin_lock_irqsave(&xhci->lock, flags);
938
939 xhci_set_link_state(xhci, port_array,
940 port_index, XDEV_U0);
941 }
942 /* wait for the port to enter U0 and report port link
943 * state change.
944 */
945 spin_unlock_irqrestore(&xhci->lock, flags);
946 msleep(20);
947 spin_lock_irqsave(&xhci->lock, flags);
948
949 /* Clear PLC */
950 xhci_test_and_clear_bit(xhci, port_array, port_index,
951 PORT_PLC);
952
953 slot_id = xhci_find_slot_id_by_port(hcd,
954 xhci, port_index + 1);
955 if (slot_id)
956 xhci_ring_device(xhci, slot_id);
957 } else
958 xhci_writel(xhci, temp, port_array[port_index]);
959
960 if (hcd->speed != HCD_USB3) {
961 /* disable remote wake up for USB 2.0 */
962 __le32 __iomem *addr;
963 u32 tmp;
964
965 /* Add one to the port status register address to get
966 * the port power control register address.
967 */
968 addr = port_array[port_index] + 1;
969 tmp = xhci_readl(xhci, addr);
970 tmp &= ~PORT_RWE;
971 xhci_writel(xhci, tmp, addr);
972 }
973 }
974
975 (void) xhci_readl(xhci, &xhci->op_regs->command);
976
977 bus_state->next_statechange = jiffies + msecs_to_jiffies(5);
978 /* re-enable irqs */
979 temp = xhci_readl(xhci, &xhci->op_regs->command);
980 temp |= CMD_EIE;
981 xhci_writel(xhci, temp, &xhci->op_regs->command);
982 temp = xhci_readl(xhci, &xhci->op_regs->command);
983
984 spin_unlock_irqrestore(&xhci->lock, flags);
985 return 0;
986 }
987
988 #endif /* CONFIG_PM */
This page took 0.057852 seconds and 5 git commands to generate.