1b377fd3b346210b09c734feafd9bbcf4da483e4
[deliverable/binutils-gdb.git] / gas / ChangeLog
1 2020-03-06 Nick Clifton <nickc@redhat.com>
2
3 PR 25612
4 * as.c (dwarf_level): Define.
5 (show_usage): Add --gdwarf-3, --gdwarf-4 and --gdwarf-5.
6 (parse_args): Add support for the new options.
7 as.h (dwarf_level): Prototype.
8 * dwarf2dbg.c (DWARF2_VERSION): Use dwarf_level as default version
9 value.
10 * config/tc-ia64.h (DWARF2_VERISION): Update definition.
11 (DWARF2_LINE_VERSION): Remove definition.
12 * doc/as.texi: Document the new options.
13
14 2020-03-06 Nick Clifton <nickc@redhat.com>
15
16 PR 25572
17 * as.c (main): Allow matching input and outputs when they are
18 not regular files.
19
20 2020-03-06 Jan Beulich <jbeulich@suse.com>
21
22 * config/tc-i386.c (match_mem_size): Generalize broadcast special
23 casing.
24 (check_VecOperands): Zap xmmword/ymmword/zmmword when more than
25 one of byte/word/dword/qword is set alongside a SIMD register in
26 a template's operand.
27
28 2020-03-06 Jan Beulich <jbeulich@suse.com>
29
30 * config/tc-i386.c (match_template): Extend code in logic
31 rejecting certain suffixes in certain modes to also cover mask
32 register use and VecSIB. Drop special casing of broadcast. Skip
33 immediates in the check.
34
35 2020-03-06 Jan Beulich <jbeulich@suse.com>
36
37 * config/tc-i386.c (match_template): Fold duplicate code in
38 logic rejecting certain suffixes in certain modes. Drop
39 pointless "else".
40
41 2020-03-06 Jan Beulich <jbeulich@suse.com>
42
43 * config/tc-i386.c (process_suffix): Exlucde !vexw insns
44 alongside !norex64 ones.
45 * testsuite/gas/i386/x86-64-avx512bw.s: Test VPEXTR* and VPINSR*
46 with both 32- and 64-bit GPR operands.
47 * testsuite/gas/i386/x86-64-avx512f.s: Test VEXTRACTPS with both
48 32- and 64-bit GPR operands.
49 * testsuite/gas/i386/x86-64-avx512bw-intel.d,
50 testsuite/gas/i386/x86-64-avx512bw.d,
51 testsuite/gas/i386/x86-64-avx512f-intel.d,
52 testsuite/gas/i386/x86-64-avx512f.d: Adjust expectations.
53
54 2020-03-06 Jan Beulich <jbeulich@suse.com>
55
56 * config/tc-i386.c (md_assemble): Drop use of rex64.
57 (process_suffix): For REX.W for 64-bit CRC32.
58
59 2020-03-06 Jan Beulich <jbeulich@suse.com>
60
61 * config/tc-i386.c (i386_addressing_mode): For 32-bit
62 addressing for MPX insns without base/index.
63 * testsuite/gas/i386/mpx-16bit.s,
64 * testsuite/gas/i386/mpx-16bit.d: New.
65 * testsuite/gas/i386/i386.exp: Run new test.
66
67 2020-03-06 Jan Beulich <jbeulich@suse.com>
68
69 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
70 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
71 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
72 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
73 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
74 as well as a BSWAP one.
75 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
76 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
77 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
78 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
79 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
80 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
81 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
82 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
83 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
84 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
85 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
86 testsuite/gas/i386/vmx.d: Adjust expectations.
87
88 2020-03-06 Jan Beulich <jbeulich@suse.com>
89
90 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
91 from having their operands swapped.
92 * testsuite/gas/i386/waitpkg.s,
93 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
94 3-operand cases as well as testing of 16-bit code generation.
95 * testsuite/gas/i386/waitpkg.d,
96 testsuite/gas/i386/waitpkg-intel.d,
97 testsuite/gas/i386/x86-64-waitpkg.d,
98 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
99
100 2020-03-04 Nelson Chu <nelson.chu@sifive.com>
101
102 * config/tc-riscv.c (percent_op_utype): Support the modifier
103 %got_pcrel_hi.
104 * doc/c-riscv.texi: Add documentation.
105 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
106 modifier %got_pcrel_hi.
107 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
108 * testsuite/gas/riscv/relax-reloc.d: Likewise.
109 * testsuite/gas/riscv/relax-reloc.s: Likewise.
110
111 * doc/c-riscv.texi (relocation modifiers): Add documentation.
112 (RISC-V-Formats): Update the section name from "Instruction Formats"
113 to "RISC-V Instruction Formats".
114
115 2020-03-04 Alexandre Oliva <oliva@adacore.com>
116
117 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
118 detected in a section which does not have at least 4 byte
119 alignment.
120 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
121 * testsuite/gas/arm/ldr-t.s: Likewise.
122 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
123 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
124 disassembly, ignoring any NOPs that may have been inserted because
125 of section alignment.
126 * testsuite/gas/arm/ldr-t.d: Likewise.
127
128 2020-03-04 Jan Beulich <jbeulich@suse.com>
129
130 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
131 * doc/c-i386.texi: Mention sev_es.
132 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
133 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
134 expectations.
135 * testsuite/gas/i386/arch-13-znver1.d,
136 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
137
138 2020-03-03 H.J. Lu <hongjiu.lu@intel.com>
139
140 * config/tc-i386.c (match_template): Replace ignoresize and
141 defaultsize with mnemonicsize.
142 (process_suffix): Likewise.
143
144 2020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
145
146 PR 25627
147 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
148 instruction LD IY,(HL).
149 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
150 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
151 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
152 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
153
154 2020-03-03 H.J. Lu <hongjiu.lu@intel.com>
155
156 PR gas/25622
157 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
158 x86-64-default-suffix-avx.
159 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
160 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
161 * testsuite/gas/i386/noreg64.d: Updated.
162 * testsuite/gas/i386/noreg64.l: Likewise.
163 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
164 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
165 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
166
167 2020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
168
169 PR 25604
170 * config/tc-z80.c (contains_register): Prevent an illegal memory
171 access when checking an expression for a register name.
172
173 2020-03-03 Alan Modra <amodra@gmail.com>
174
175 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
176 support.
177
178 2020-03-02 Alan Modra <amodra@gmail.com>
179
180 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
181 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
182 and .sbss sections.
183 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
184 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
185 (s3_s_score_lcomm): Likewise.
186 * config/tc-score7.c: Similarly.
187 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
188
189 2020-02-28 YunQiang Su <syq@debian.org>
190
191 PR gas/25539
192 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
193 to handle multi-labels.
194 (has_label_name): New.
195
196 2020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
197
198 * config/tc-arm.c (enum pred_instruction_type): Remove
199 NEUTRAL_IT_NO_VPT_INSN predication type.
200 (cxn_handle_predication): Modify to require condition suffixes.
201 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
202 * testsuite/gas/arm/cde-scalar.s: Update test.
203 * testsuite/gas/arm/cde-warnings.l: Update test.
204 * testsuite/gas/arm/cde-warnings.s: Update test.
205
206 2020-02-26 Alan Modra <amodra@gmail.com>
207
208 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
209 N_() on empty string.
210
211 2020-02-26 Alan Modra <amodra@gmail.com>
212
213 * read.c (read_a_source_file): Call strncpy with length one
214 less than size of original_case_string.
215
216 2020-02-26 Alan Modra <amodra@gmail.com>
217
218 * config/obj-elf.c: Indent labels correctly.
219 * config/obj-macho.c: Likewise.
220 * config/tc-aarch64.c: Likewise.
221 * config/tc-alpha.c: Likewise.
222 * config/tc-arm.c: Likewise.
223 * config/tc-cr16.c: Likewise.
224 * config/tc-crx.c: Likewise.
225 * config/tc-frv.c: Likewise.
226 * config/tc-i386-intel.c: Likewise.
227 * config/tc-i386.c: Likewise.
228 * config/tc-ia64.c: Likewise.
229 * config/tc-mn10200.c: Likewise.
230 * config/tc-mn10300.c: Likewise.
231 * config/tc-nds32.c: Likewise.
232 * config/tc-riscv.c: Likewise.
233 * config/tc-s12z.c: Likewise.
234 * config/tc-xtensa.c: Likewise.
235 * config/tc-z80.c: Likewise.
236 * read.c: Likewise.
237 * symbols.c: Likewise.
238 * write.c: Likewise.
239
240 2020-02-20 Nelson Chu <nelson.chu@sifive.com>
241
242 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
243 we are assembling instruction with CSR. Call riscv_csr_read_only_check
244 after parsing all arguments.
245 (enum csr_insn_type): New enum is used to classify the CSR instruction.
246 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
247 are used to check if we write a read-only CSR by the CSR instruction.
248 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
249 all CSR for the read-only CSR checking.
250 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
251 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
252 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
253 all CSR instructions for the read-only CSR checking.
254 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
255 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
256
257 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
258 (riscv_opts): Initialize it.
259 (reg_lookup_internal): Check the `riscv_opts.csr_check`
260 before doing the CSR checking.
261 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
262 (md_longopts): Add mcsr-check and mno-csr-check.
263 (md_parse_option): Handle new enum option values.
264 (s_riscv_option): Handle new long options.
265 * doc/c-riscv.texi: Add description for the new .option and assembler
266 options.
267 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
268 the CSR checking.
269 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
270
271 * config/tc-riscv.c (csr_extra_hash): New.
272 (enum riscv_csr_class): New enum. Used to decide
273 whether or not this CSR is legal in the current ISA string.
274 (struct riscv_csr_extra): New structure to hold all extra information
275 of CSR.
276 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
277 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
278 Call hash_reg_name to insert CSR address into reg_names_hash.
279 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
280 Decide whether the CSR is valid according to the csr_extra_hash.
281 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
282 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
283 not a boolean. This is same as riscv_init_csr_hash, so keep the
284 consistent usage.
285 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
286 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
287 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
288 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
289 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
290 f-ext CSR are not allowed.
291 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
292 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
293 source file is `priv-reg.s`, and the ISA is rv64if, so the
294 rv32-only CSR are not allowed.
295 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
296
297 2020-02-21 Alan Modra <amodra@gmail.com>
298
299 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
300 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
301
302 2020-02-21 Alan Modra <amodra@gmail.com>
303
304 PR 25569
305 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
306 on section size adjustment, instead perform another write if
307 exec header size is larger than section size.
308
309 2020-02-19 Nelson Chu <nelson.chu@sifive.com>
310
311 * doc/c-riscv.texi: Add the doc entries for -march-attr/
312 -mno-arch-attr command line options.
313
314 2020-02-19 Nelson Chu <nelson.chu@sifive.com>
315
316 * testsuite/gas/riscv/c-add-addi.d: New testcase.
317 * testsuite/gas/riscv/c-add-addi.s: Likewise.
318
319 2020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
320
321 PR 25576
322 * config/tc-z80.c (md_parse_option): Do not use an underscore
323 prefix for local labels in SDCC compatability mode.
324 (z80_start_line_hook): Remove SDCC dollar label support.
325 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
326 * testsuite/gas/z80/sdcc.s: Likewise.
327
328 2020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
329
330 PR 25517
331 * config/tc-z80.c: Add -march option.
332 * doc/as.texi: Update Z80 documentation.
333 * doc/c-z80.texi: Likewise.
334 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
335 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
336 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
337 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
338 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
339 * testsuite/gas/z80/gbz80_all.d: Likewise.
340 * testsuite/gas/z80/r800_extra.d: Likewise.
341 * testsuite/gas/z80/r800_ii8.d: Likewise.
342 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
343 * testsuite/gas/z80/sdcc.d: Likewise.
344 * testsuite/gas/z80/z180.d: Likewise.
345 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
346 * testsuite/gas/z80/z80_doc.d: Likewise.
347 * testsuite/gas/z80/z80_ii8.d: Likewise.
348 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
349 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
350 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
351 * testsuite/gas/z80/z80_sli.d: Likewise.
352 * testsuite/gas/z80/z80n_all.d: Likewise.
353 * testsuite/gas/z80/z80n_reloc.d: Likewise.
354
355 2020-02-19 H.J. Lu <hongjiu.lu@intel.com>
356
357 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
358 with GNU_PROPERTY_X86_FEATURE_2_MMX.
359 * testsuite/gas/i386/i386.exp: Run property-3 and
360 x86-64-property-3.
361 * testsuite/gas/i386/property-3.d: New file.
362 * testsuite/gas/i386/property-3.s: Likewise.
363 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
364
365 2020-02-17 H.J. Lu <hongjiu.lu@intel.com>
366
367 * config/tc-i386.c (cpu_arch): Add .popcnt.
368 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
369 Add a tab before @samp{.sse4a}.
370
371 2020-02-17 Jan Beulich <jbeulich@suse.com>
372
373 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
374 for AddrPrefixOpReg templates. Combine the two pieces of
375 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
376 mode.
377
378 2020-02-17 Jan Beulich <jbeulich@suse.com>
379
380 PR gas/14439
381 * config/tc-i386.c (md_assemble): Also suppress operand
382 swapping for MONITOR{,X} and MWAIT{,X}.
383 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
384 Add Intel syntax monitor/mwait tests.
385 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
386 Adjust expectations.
387 *testsuite/gas/i386/sse3-intel.d,
388 testsuite/gas/i386/x86-64-sse3-intel.d: New.
389 * testsuite/gas/i386/i386.exp: Run new tests.
390
391 2020-02-17 Jan Beulich <jbeulich@suse.com>
392
393 PR gas/6518
394 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
395 [XYZ]MMWord memory operand ambiguity recognition logic (largely
396 re-indentation).
397 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
398 cases.
399 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
400 * testsuite/gas/i386/avx512dq-inval.l,
401 testsuite/gas/i386/inval-avx.l,
402 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
403 * testsuite/gas/i386/avx512vl-ambig.s,
404 testsuite/gas/i386/avx512vl-ambig.l: New.
405 * testsuite/gas/i386/i386.exp: Run new test.
406
407 2020-02-16 H.J. Lu <hongjiu.lu@intel.com>
408
409 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
410 nosse4.
411 * doc/c-i386.texi: Document sse4a and nosse4a.
412
413 2020-02-14 H.J. Lu <hongjiu.lu@intel.com>
414
415 * doc/c-i386.texi: Remove the old movsx and movzx documentation
416 for AT&T syntax.
417
418 2020-02-14 Jan Beulich <jbeulich@suse.com>
419
420 PR gas/25438
421 * config/tc-i386.c (md_assemble): Move movsx/movzx special
422 casing ...
423 (process_suffix): ... here. Consider just the first operand
424 initially.
425 (check_long_reg): Drop opcode 0x63 special case again.
426 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
427 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
428 Move ambiguous operand size tests ...
429 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
430 testsuite/gas/i386/noreg64.s: ... here.
431 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
432 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
433 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
434 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
435 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
436 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
437 testsuite/gas/i386/x86-64-movsxd.d,
438 testsuite/gas/i386/x86-64-movsxd-intel.d,
439 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
440 Adjust expectations.
441 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
442 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
443 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
444 * testsuite/gas/i386/i386.exp: Run new tests.
445
446 2020-02-14 Jan Beulich <jbeulich@suse.com>
447
448 * config/tc-i386.c (process_operands): Also skip segment
449 override prefix emission if it matches an already present one.
450 * testsuite/gas/i386/prefix32.s: Add double segment override
451 cases.
452 * testsuite/gas/i386/prefix32.l: Adjust expectations.
453
454 2020-02-14 Jan Beulich <jbeulich@suse.com>
455
456 * config/tc-i386.c (process_operands): Drop ineffectual segment
457 overrides when optimizing.
458 * testsuite/gas/i386/lea-optimize.d: New.
459 * testsuite/gas/i386/i386.exp: Run new test.
460
461 2020-02-14 Jan Beulich <jbeulich@suse.com>
462
463 * config/tc-i386.c (process_operands): Also check insn prefix
464 for ineffectual segment override warning. Don't cover possible
465 VEX/EVEX encoded insns there.
466 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
467 testsuite/gas/i386/lea.e: New.
468 * testsuite/gas/i386/i386.exp: Run new test.
469
470 2020-02-14 H.J. Lu <hongjiu.lu@intel.com>
471
472 PR gas/25438
473 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
474 syntax.
475
476 2020-02-13 Fangrui Song <maskray@google.com>
477 H.J. Lu <hongjiu.lu@intel.com>
478
479 PR gas/25551
480 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
481 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
482 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
483 * testsuite/gas/i386/relax-5.d: New file.
484 * testsuite/gas/i386/relax-5.s: Likewise.
485 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
486 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
487
488 2020-02-13 Jan Beulich <jbeulich@suse.com>
489
490 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
491 "nosse4" entry.
492
493 2020-02-12 Jan Beulich <jbeulich@suse.com>
494
495 * config/tc-i386.c (avx512): New (at file scope), moved from
496 (check_VecOperands): ... here.
497 (process_suffix): Add [XYZ]MMword operand size handling.
498 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
499 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
500 tests.
501 * testsuite/gas/i386/avx512dq-inval.l,
502 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
503
504 2020-02-12 Jan Beulich <jbeulich@suse.com>
505
506 PR gas/24546
507 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
508 code only.
509 * config/tc-i386-intel.c (i386_intel_operand): Also handle
510 CALL/JMP in O_tbyte_ptr case.
511 * doc/c-i386.texi: Mention far call and full pointer load ISA
512 differences.
513 * testsuite/gas/i386/x86-64-branch-3.s,
514 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
515 * testsuite/gas/i386/x86-64-branch-3.d,
516 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
517 * testsuite/gas/i386/x86-64-branch-5.l,
518 testsuite/gas/i386/x86-64-branch-5.s: New.
519 * testsuite/gas/i386/i386.exp: Run new test.
520
521 2020-02-12 Jan Beulich <jbeulich@suse.com>
522
523 PR gas/25438
524 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
525 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
526 64-bit-only warning.
527 (check_word_reg): Consistently error on mismatching register
528 size and suffix.
529 * testsuite/gas/i386/general.s: Replace dword GPR with word one
530 for movw. Replace suffix / GPR for orb.
531 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
532 byte GPRs as well as ones for inb/outb with a word accumulator.
533 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
534 testsuite/gas/i386/inval.l: Adjust expectations.
535
536 2020-02-12 Jan Beulich <jbeulich@suse.com>
537
538 * config/tc-i386.c (operand_type_register_match): Also fall
539 through initial two if()-s when the template allows for a GPR
540 operand. Adjust comment.
541
542 2020-02-11 Jan Beulich <jbeulich@suse.com>
543
544 (struct _i386_insn): New field "short_form".
545 (optimize_encoding): Drop setting of shortform field.
546 (process_suffix): Set i.short_form. Replace shortform use.
547 (process_operands): Replace shortform use.
548
549 2020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
550
551 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
552 loop initial declaration.
553
554 2020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
555
556 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
557 instructions that can have 5 arguments.
558 (enum operand_parse_code): Add new operands.
559 (parse_operands): Account for new operands.
560 (S5): New macro.
561 (enum neon_shape_el): Introduce P suffixes for coprocessor.
562 (neon_select_shape): Account for P suffix.
563 (LOW1): Move macro to global position.
564 (HI4): Move macro to global position.
565 (vcx_assign_vec_d): New.
566 (vcx_assign_vec_m): New.
567 (vcx_assign_vec_n): New.
568 (enum vcx_reg_type): New.
569 (vcx_get_reg_type): New.
570 (vcx_size_pos): New.
571 (vcx_vec_pos): New.
572 (vcx_handle_shape): New.
573 (vcx_ensure_register_in_range): New.
574 (vcx_handle_register_arguments): New.
575 (vcx_handle_insn_block): New.
576 (vcx_handle_common_checks): New.
577 (do_vcx1): New.
578 (do_vcx2): New.
579 (do_vcx3): New.
580 * testsuite/gas/arm/cde-missing-fp.d: New test.
581 * testsuite/gas/arm/cde-missing-fp.l: New test.
582 * testsuite/gas/arm/cde-missing-mve.d: New test.
583 * testsuite/gas/arm/cde-missing-mve.l: New test.
584 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
585 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
586 * testsuite/gas/arm/cde-mve.s: New test.
587 * testsuite/gas/arm/cde-warnings.l:
588 * testsuite/gas/arm/cde-warnings.s:
589 * testsuite/gas/arm/cde.d:
590 * testsuite/gas/arm/cde.s:
591
592 2020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
593 Matthew Malcomson <matthew.malcomson@arm.com>
594
595 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
596 CDE coprocessor that can be enabled.
597 (enum pred_instruction_type): New pred type.
598 (BAD_NO_VPT): New error message.
599 (BAD_CDE): New error message.
600 (BAD_CDE_COPROC): New error message.
601 (enum operand_parse_code): Add new immediate operands.
602 (parse_operands): Account for new immediate operands.
603 (check_cde_operand): New.
604 (cde_coproc_enabled): New.
605 (cde_coproc_pos): New.
606 (cde_handle_coproc): New.
607 (cxn_handle_predication): New.
608 (do_custom_instruction_1): New.
609 (do_custom_instruction_2): New.
610 (do_custom_instruction_3): New.
611 (do_cx1): New.
612 (do_cx1a): New.
613 (do_cx1d): New.
614 (do_cx1da): New.
615 (do_cx2): New.
616 (do_cx2a): New.
617 (do_cx2d): New.
618 (do_cx2da): New.
619 (do_cx3): New.
620 (do_cx3a): New.
621 (do_cx3d): New.
622 (do_cx3da): New.
623 (handle_pred_state): Define new IT block behaviour.
624 (insns): Add newn CX*{,d}{,a} instructions.
625 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
626 Define new cdecp extension strings.
627 * doc/c-arm.texi: Document new cdecp extension arguments.
628 * testsuite/gas/arm/cde-scalar.d: New test.
629 * testsuite/gas/arm/cde-scalar.s: New test.
630 * testsuite/gas/arm/cde-warnings.d: New test.
631 * testsuite/gas/arm/cde-warnings.l: New test.
632 * testsuite/gas/arm/cde-warnings.s: New test.
633 * testsuite/gas/arm/cde.d: New test.
634 * testsuite/gas/arm/cde.s: New test.
635
636 2020-02-10 H.J. Lu <hongjiu.lu@intel.com>
637
638 PR gas/25516
639 * config/tc-i386.c (intel64): Renamed to ...
640 (isa64): This.
641 (match_template): Accept Intel64 only instruction by default.
642 (i386_displacement): Updated.
643 (md_parse_option): Updated.
644 * c-i386.texi: Update -mamd64/-mintel64 documentation.
645 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
646 -mamd64 to x86-64-sysenter-amd.
647 * testsuite/gas/i386/x86-64-sysenter.d: New file.
648
649 2020-02-10 Alan Modra <amodra@gmail.com>
650
651 * config/obj-elf.c (obj_elf_change_section): Error for section
652 type, attr or entsize changes in assembly.
653 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
654 * testsuite/gas/elf/section5.l: Update.
655
656 2020-02-10 Alan Modra <amodra@gmail.com>
657
658 * output-file.c (output_file_close): Do a normal close when
659 flag_always_generate_output.
660 * write.c (write_object_file): Don't stop output when
661 flag_always_generate_output.
662
663 2020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
664
665 PR 25469
666 * config/tc-z80.c: Add -gbz80 command line option to generate code
667 for the GameBoy Z80. Add support for generating DWARF.
668 * config/tc-z80.h: Add support for DWARF debug information
669 generation.
670 * doc/c-z80.texi: Document new command line option.
671 * testsuite/gas/z80/gbz80_all.d: New file.
672 * testsuite/gas/z80/gbz80_all.s: New file.
673 * testsuite/gas/z80/z80.exp: Run the new tests.
674 * testsuite/gas/z80/z80n_all.d: New file.
675 * testsuite/gas/z80/z80n_all.s: New file.
676 * testsuite/gas/z80/z80n_reloc.d: New file.
677
678 2020-02-06 H.J. Lu <hongjiu.lu@intel.com>
679
680 PR gas/25381
681 * config/obj-elf.c (get_section): Also check
682 linked_to_symbol_name.
683 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
684 (obj_elf_parse_section_letters): Handle the 'o' flag.
685 (build_group_lists): Renamed to ...
686 (build_additional_section_info): This. Set elf_linked_to_section
687 from map_head.linked_to_symbol_name.
688 (elf_adjust_symtab): Updated.
689 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
690 * doc/as.texi: Document the 'o' flag.
691 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
692 * testsuite/gas/elf/section18.d: New file.
693 * testsuite/gas/elf/section18.s: Likewise.
694 * testsuite/gas/elf/section19.d: Likewise.
695 * testsuite/gas/elf/section19.s: Likewise.
696 * testsuite/gas/elf/section20.d: Likewise.
697 * testsuite/gas/elf/section20.s: Likewise.
698 * testsuite/gas/elf/section21.d: Likewise.
699 * testsuite/gas/elf/section21.l: Likewise.
700 * testsuite/gas/elf/section21.s: Likewise.
701
702 2020-02-06 H.J. Lu <hongjiu.lu@intel.com>
703
704 * NEWS: Mention x86 assembler options to align branches for
705 binutils 2.34.
706
707 2020-02-06 H.J. Lu <hongjiu.lu@intel.com>
708
709 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
710 only for ELF targets.
711 * testsuite/gas/i386/unique.d: Don't xfail.
712 * testsuite/gas/i386/x86-64-unique.d: Likewise.
713
714 2020-02-06 Alan Modra <amodra@gmail.com>
715
716 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
717 * testsuite/gas/i386/x86-64-unique.d: Likewise.
718
719 2020-02-06 Alan Modra <amodra@gmail.com>
720
721 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
722 xfail, and rename test.
723 * testsuite/gas/elf/section12b.d: Likewise.
724 * testsuite/gas/elf/section16a.d: Likewise.
725 * testsuite/gas/elf/section16b.d: Likewise.
726
727 2020-02-02 H.J. Lu <hongjiu.lu@intel.com>
728
729 PR gas/25380
730 * config/obj-elf.c (section_match): Removed.
731 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
732 section_id.
733 (obj_elf_change_section): Replace info and group_name arguments
734 with match_p. Also update the section ID and flags from match_p.
735 (obj_elf_section): Handle "unique,N". Update call to
736 obj_elf_change_section.
737 * config/obj-elf.h (elf_section_match): New.
738 (obj_elf_change_section): Updated.
739 * config/tc-arm.c (start_unwind_section): Update call to
740 obj_elf_change_section.
741 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
742 * config/tc-microblaze.c (microblaze_s_data): Likewise.
743 (microblaze_s_sdata): Likewise.
744 (microblaze_s_rdata): Likewise.
745 (microblaze_s_bss): Likewise.
746 * config/tc-mips.c (s_change_section): Likewise.
747 * config/tc-msp430.c (msp430_profiler): Likewise.
748 * config/tc-rx.c (parse_rx_section): Likewise.
749 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
750 * doc/as.texi: Document "unique,N" in .section directive.
751 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
752 * testsuite/gas/elf/section15.d: New file.
753 * testsuite/gas/elf/section15.s: Likewise.
754 * testsuite/gas/elf/section16.s: Likewise.
755 * testsuite/gas/elf/section16a.d: Likewise.
756 * testsuite/gas/elf/section16b.d: Likewise.
757 * testsuite/gas/elf/section17.d: Likewise.
758 * testsuite/gas/elf/section17.l: Likewise.
759 * testsuite/gas/elf/section17.s: Likewise.
760 * testsuite/gas/i386/unique.d: Likewise.
761 * testsuite/gas/i386/unique.s: Likewise.
762 * testsuite/gas/i386/x86-64-unique.d: Likewise.
763 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
764
765 2020-02-02 H.J. Lu <hongjiu.lu@intel.com>
766
767 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
768
769 2020-02-01 Anthony Green <green@moxielogic.com>
770
771 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
772
773 2020-01-31 Sandra Loosemore <sandra@codesourcery.com>
774
775 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
776 %tls_ldo.
777
778 2020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
779
780 PR gas/25472
781 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
782 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
783 +mve.
784 * testsuite/gas/arm/mve_dsp.d: New test.
785
786 2020-01-31 Nick Clifton <nickc@redhat.com>
787
788 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
789 rather than BFD_RELOC_NONE.
790
791 2020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
792
793 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
794 to support VLDMIA instruction for MVE.
795 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
796 instruction for MVE.
797 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
798 instruction for MVE.
799 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
800 instruction for MVE.
801 * testsuite/gas/arm/mve-ldst.d: New test.
802 * testsuite/gas/arm/mve-ldst.s: Likewise.
803
804 2020-01-31 Nick Clifton <nickc@redhat.com>
805
806 * po/fr.po: Updated French translation.
807 * po/ru.po: Updated Russian translation.
808
809 2020-01-31 Richard Sandiford <richard.sandiford@arm.com>
810
811 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
812 .s for the movprfx.
813 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
814 * testsuite/gas/aarch64/sve-movprfx_28.d,
815 * testsuite/gas/aarch64/sve-movprfx_28.l,
816 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
817
818 2020-01-30 Jan Beulich <jbeulich@suse.com>
819
820 * config/tc-i386.c (output_disp): Tighten base_opcode check.
821 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
822 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
823 Adjust expectations.
824
825 2020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
826
827 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
828 * testsuite/gas/bpf/alu-be.d: Likewise.
829 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
830 * testsuite/gas/bpf/alu32-be.d: Likewise.
831
832 2020-01-30 Jan Beulich <jbeulich@suse.com>
833
834 * testsuite/gas/i386/x86-64-branch-2.s,
835 testsuite/gas/i386/x86-64-branch-4.s,
836 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
837 * testsuite/gas/i386/ilp32/x86-64-branch.d,
838 testsuite/gas/i386/x86-64-branch-2.d,
839 testsuite/gas/i386/x86-64-branch-4.l,
840 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
841
842 2020-01-30 Jan Beulich <jbeulich@suse.com>
843
844 * config/tc-i386.c (process_suffix): .
845 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
846 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
847 Add LRETQ case.
848 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
849 suffix.
850 testsuite/gas/i386/x86_64.s: Add RETF cases.
851 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
852 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
853 testsuite/gas/i386/x86-64-opcode.d,
854 testsuite/gas/i386/x86-64-suffix-intel.d,
855 testsuite/gas/i386/x86-64-suffix.d,
856 testsuite/gas/i386/x86_64-intel.d
857 testsuite/gas/i386/x86_64.d: Adjust expectations.
858 * testsuite/gas/i386/x86-64-suffix.e,
859 testsuite/gas/i386/x86_64.e: New.
860
861 2020-01-30 Jan Beulich <jbeulich@suse.com>
862
863 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
864 special case.
865
866 2020-01-27 H.J. Lu <hongjiu.lu@intel.com>
867
868 PR binutils/25445
869 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
870 movsxd.
871 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
872 differences. Document movslq and movsxd.
873 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
874 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
875 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
876 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
877 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
878 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
879 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
880 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
881 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
882 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
883 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
884
885 2020-01-27 Alan Modra <amodra@gmail.com>
886
887 * testsuite/gas/all/gas.exp: Replace case statements with switch
888 statements.
889 * testsuite/gas/elf/elf.exp: Likewise.
890 * testsuite/gas/macros/macros.exp: Likewise.
891 * testsuite/lib/gas-defs.exp: Likewise.
892
893 2020-01-27 Tamar Christina <tamar.christina@arm.com>
894
895 PR 25403
896 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
897 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
898
899 2020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
900
901 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
902 s exts must be known, so rename *ok* to *fail*.
903 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
904 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
905 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
906 above change.
907 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
908 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
909
910 2020-01-22 H.J. Lu <hongjiu.lu@intel.com>
911
912 PR gas/25438
913 * config/tc-i386.c (check_long_reg): Always disallow double word
914 suffix in mnemonic with word general register.
915 * testsuite/gas/i386/general.s: Replace word general register
916 with double word general register for movl.
917 * testsuite/gas/i386/inval.s: Add tests for movl with word general
918 register.
919 * testsuite/gas/i386/general.l: Updated.
920 * testsuite/gas/i386/inval.l: Likewise.
921
922 2020-01-22 Alan Modra <amodra@gmail.com>
923
924 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
925 __tls_get_addr_desc and __tls_get_addr_opt.
926
927 2020-01-21 Jan Beulich <jbeulich@suse.com>
928
929 * testsuite/gas/i386/inval-crc32.s,
930 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
931 * testsuite/gas/i386/inval-crc32.l,
932 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
933
934 2020-01-21 Jan Beulich <jbeulich@suse.com>
935
936 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
937 generic code path. Deal with No_lSuf being set in a template.
938 * testsuite/gas/i386/inval-crc32.l,
939 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
940 instead of error(s) when operand size is ambiguous.
941 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
942 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
943 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
944 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
945 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
946 Adjust expectations.
947
948 2020-01-21 Jan Beulich <jbeulich@suse.com>
949
950 * config/tc-i386.c (process_suffix): Drop SYSRET special case
951 and an intel_syntax check. Re-write lack-of-suffix processing
952 logic.
953 * doc/c-i386.texi: Document operand size defaults for suffix-
954 less AT&T syntax insns.
955 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
956 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
957 testsuite/gas/i386/x86-64-avx-scalar.s,
958 testsuite/gas/i386/x86-64-avx.s,
959 testsuite/gas/i386/x86-64-bundle.s,
960 testsuite/gas/i386/x86-64-intel64.s,
961 testsuite/gas/i386/x86-64-lock-1.s,
962 testsuite/gas/i386/x86-64-opcode.s,
963 testsuite/gas/i386/x86-64-sse2avx.s,
964 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
965 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
966 testsuite/gas/i386/x86-64-nops.s,
967 testsuite/gas/i386/x86-64-ptwrite.s,
968 testsuite/gas/i386/x86-64-simd.s,
969 testsuite/gas/i386/x86-64-sse-noavx.s,
970 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
971 insns.
972 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
973 testsuite/gas/i386/noreg64.s: Add further tests.
974 * testsuite/gas/i386/ilp32/x86-64-nops.d,
975 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
976 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
977 testsuite/gas/i386/sse-noavx.d,
978 testsuite/gas/i386/x86-64-intel64.d,
979 testsuite/gas/i386/x86-64-nops.d,
980 testsuite/gas/i386/x86-64-opcode.d,
981 testsuite/gas/i386/x86-64-ptwrite-intel.d,
982 testsuite/gas/i386/x86-64-ptwrite.d,
983 testsuite/gas/i386/x86-64-simd-intel.d,
984 testsuite/gas/i386/x86-64-simd-suffix.d,
985 testsuite/gas/i386/x86-64-simd.d,
986 testsuite/gas/i386/x86-64-sse-noavx.d
987 testsuite/gas/i386/x86-64-suffix.d,
988 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
989 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
990 testsuite/gas/i386/noreg64.l: New.
991 * testsuite/gas/i386/i386.exp: Run new tests.
992
993 2020-01-21 Jan Beulich <jbeulich@suse.com>
994
995 * testsuite/gas/i386/avx512_bf16_vl.s,
996 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
997 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
998 broadcast forms of VCVTNEPS2BF16.
999 * testsuite/gas/i386/avx512_bf16_vl.d,
1000 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
1001
1002 2020-01-20 Nick Clifton <nickc@redhat.com>
1003
1004 * po/uk.po: Updated Ukranian translation.
1005
1006 2020-01-20 H.J. Lu <hongjiu.lu@intel.com>
1007
1008 PR ld/25416
1009 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
1010 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
1011 x32 object.
1012 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
1013 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
1014 R_X86_64_GOTPC32_TLSDESC relocation.
1015
1016 2020-01-18 Nick Clifton <nickc@redhat.com>
1017
1018 * configure: Regenerate.
1019 * po/gas.pot: Regenerate.
1020
1021 2020-01-18 Nick Clifton <nickc@redhat.com>
1022
1023 Binutils 2.34 branch created.
1024
1025 2020-01-17 H.J. Lu <hongjiu.lu@intel.com>
1026
1027 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
1028 with vex_encoding_vex.
1029 (parse_insn): Likewise.
1030 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
1031 and {vex3} documentation.
1032 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
1033 {vex}.
1034 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
1035
1036 2020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1037
1038 PR 25376
1039 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
1040 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
1041 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
1042 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
1043 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
1044 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
1045
1046 2020-01-16 Jan Beulich <jbeulich@suse.com>
1047
1048 * config/tc-i386.c (match_template): Drop found_cpu_match local
1049 variable.
1050
1051 2020-01-16 Jan Beulich <jbeulich@suse.com>
1052
1053 * testsuite/gas/i386/avx512dq-inval.l,
1054 testsuite/gas/i386/avx512dq-inval.s: New.
1055 * testsuite/gas/i386/i386.exp: Run new test.
1056
1057 2020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
1058
1059 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
1060 relocations when the target is 430X, except when extracting part of an
1061 expression.
1062 (msp430_srcoperand): Adjust comment.
1063 Initialize the expp member of the msp430_operand_s struct as
1064 appropriate.
1065 (msp430_dstoperand): Likewise.
1066 * testsuite/gas/msp430/msp430.exp: Run new test.
1067 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1068 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1069
1070 2020-01-15 Alan Modra <amodra@gmail.com>
1071
1072 * configure.tgt: Add sparc-*-freebsd case.
1073
1074 2020-01-14 Lili Cui <lili.cui@intel.com>
1075
1076 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1077 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1078 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1079 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1080 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1081 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1082 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1083 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1084 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1085 * testsuite/gas/i386/align-branch-5.d: Likewise.
1086 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1087 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1088 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1089 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1090 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1091 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1092 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1093 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1094 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1095 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1096 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1097 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1098
1099 2020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1100
1101 PR 25377
1102 * config/tc-z80.c: Add support for half precision, single
1103 precision and double precision floating point values.
1104 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1105 * doc/as.texi: Add new z80 command line options.
1106 * doc/c-z80.texi: Document new z80 command line options.
1107 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1108 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1109 * testsuite/gas/z80/z80.exp: Run the new test.
1110 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1111 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1112 * testsuite/gas/z80/strings.d: Update expected output.
1113
1114 2020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1115
1116 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1117 dependency.
1118
1119 2020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1120
1121 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1122 the CPU.
1123 * config/tc-arc.h: Add header if/defs.
1124 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1125
1126 2020-01-13 Alan Modra <amodra@gmail.com>
1127
1128 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1129
1130 2020-01-13 Alan Modra <amodra@gmail.com>
1131
1132 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1133 insertion.
1134
1135 2020-01-10 Alan Modra <amodra@gmail.com>
1136
1137 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1138 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1139
1140 2020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1141
1142 PR 25224
1143 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1144 opcode byte values.
1145 (emit_ld_r_r): Likewise.
1146 (emit_ld_rr_m): Likewise.
1147 (emit_ld_rr_nn): Likewise.
1148
1149 2020-01-09 Jan Beulich <jbeulich@suse.com>
1150
1151 * config/tc-i386.c (optimize_encoding): Add
1152 is_any_vex_encoding() invocations. Drop respective
1153 i.tm.extension_opcode == None checks.
1154
1155 2020-01-09 Jan Beulich <jbeulich@suse.com>
1156
1157 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1158 REX transformations. Correct comment indentation.
1159
1160 2020-01-09 Jan Beulich <jbeulich@suse.com>
1161
1162 * config/tc-i386.c (optimize_encoding): Generalize register
1163 transformation for TEST optimization.
1164
1165 2020-01-09 Jan Beulich <jbeulich@suse.com>
1166
1167 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1168 testsuite/gas/i386/x86-64-sysenter-amd.d,
1169 testsuite/gas/i386/x86-64-sysenter-amd.l,
1170 testsuite/gas/i386/x86-64-sysenter-intel.d,
1171 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1172 * testsuite/gas/i386/i386.exp: Run new tests.
1173
1174 2020-01-08 Nick Clifton <nickc@redhat.com>
1175
1176 PR 25284
1177 * doc/as.texi (Align): Document the fact that all arguments can be
1178 omitted.
1179 (Balign): Likewise.
1180 (P2align): Likewise.
1181
1182 2020-01-08 Nick Clifton <nickc@redhat.com>
1183
1184 PR 14891
1185 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1186 already defined as a different symbol type.
1187 * testsuite/gas/elf/pr14891.s: New test source file.
1188 * testsuite/gas/elf/pr14891.d: New test driver.
1189 * testsuite/gas/elf/pr14891.s: New test expected error output.
1190 * testsuite/gas/elf/elf.exp: Run the new test.
1191
1192 2020-01-08 Alan Modra <amodra@gmail.com>
1193
1194 * config/tc-z8k.c (md_begin): Make idx unsigned.
1195 (get_specific): Likewise for this_index.
1196
1197 2020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1198
1199 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1200 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1201 (md_operand): Set X_md to absent.
1202 (arc_parse_name): Check for X_md.
1203
1204 2020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1205
1206 PR 25311
1207 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1208 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1209 NO_STRING_ESCAPES.
1210 * read.c (next_char_of_string): Likewise.
1211 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1212 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1213
1214 2020-01-03 Nick Clifton <nickc@redhat.com>
1215
1216 * po/sv.po: Updated Swedish translation.
1217
1218 2020-01-03 Jan Beulich <jbeulich@suse.com>
1219
1220 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1221 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1222
1223 2020-01-03 Jan Beulich <jbeulich@suse.com>
1224
1225 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1226 by-element usdot. Add 64-bit form tests for by-element sudot.
1227 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1228
1229 2020-01-03 Jan Beulich <jbeulich@suse.com>
1230
1231 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1232 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1233
1234 2020-01-03 Jan Beulich <jbeulich@suse.com>
1235
1236 * testsuite/gas/aarch64/f64mm.d,
1237 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1238
1239 2020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1240
1241 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1242 support for assembler code generated by SDCC. Add new relocation
1243 types. Add z80-elf target support.
1244 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1245 labels. Local labels starts from ".L".
1246 * NEWS: Mention the new support.
1247 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1248 * testsuite/gas/all/fwdexp.s: Likewise.
1249 * testsuite/gas/all/cond.l: Likewise.
1250 * testsuite/gas/all/cond.s: Likewise.
1251 * testsuite/gas/all/fwdexp.d: Likewise.
1252 * testsuite/gas/all/fwdexp.s: Likewise.
1253 * testsuite/gas/elf/section2.e-mips: Likewise.
1254 * testsuite/gas/elf/section2.l: Likewise.
1255 * testsuite/gas/elf/section2.s: Likewise.
1256 * testsuite/gas/macros/app1.d: Likewise.
1257 * testsuite/gas/macros/app1.s: Likewise.
1258 * testsuite/gas/macros/app2.d: Likewise.
1259 * testsuite/gas/macros/app2.s: Likewise.
1260 * testsuite/gas/macros/app3.d: Likewise.
1261 * testsuite/gas/macros/app3.s: Likewise.
1262 * testsuite/gas/macros/app4.d: Likewise.
1263 * testsuite/gas/macros/app4.s: Likewise.
1264 * testsuite/gas/macros/app4b.s: Likewise.
1265 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1266 * testsuite/gas/z80/z80.exp: Add new tests
1267 * testsuite/gas/z80/dollar.d: New file.
1268 * testsuite/gas/z80/dollar.s: New file.
1269 * testsuite/gas/z80/ez80_adl_all.d: New file.
1270 * testsuite/gas/z80/ez80_adl_all.s: New file.
1271 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1272 * testsuite/gas/z80/ez80_isuf.s: New file.
1273 * testsuite/gas/z80/ez80_z80_all.d: New file.
1274 * testsuite/gas/z80/ez80_z80_all.s: New file.
1275 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1276 * testsuite/gas/z80/r800_extra.d: New file.
1277 * testsuite/gas/z80/r800_extra.s: New file.
1278 * testsuite/gas/z80/r800_ii8.d: New file.
1279 * testsuite/gas/z80/r800_z80_doc.d: New file.
1280 * testsuite/gas/z80/z180.d: New file.
1281 * testsuite/gas/z80/z180.s: New file.
1282 * testsuite/gas/z80/z180_z80_doc.d: New file.
1283 * testsuite/gas/z80/z80_doc.d: New file.
1284 * testsuite/gas/z80/z80_doc.s: New file.
1285 * testsuite/gas/z80/z80_ii8.d: New file.
1286 * testsuite/gas/z80/z80_ii8.s: New file.
1287 * testsuite/gas/z80/z80_in_f_c.d: New file.
1288 * testsuite/gas/z80/z80_in_f_c.s: New file.
1289 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1290 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1291 * testsuite/gas/z80/z80_out_c_0.d: New file.
1292 * testsuite/gas/z80/z80_out_c_0.s: New file.
1293 * testsuite/gas/z80/z80_reloc.d: New file.
1294 * testsuite/gas/z80/z80_reloc.s: New file.
1295 * testsuite/gas/z80/z80_sli.d: New file.
1296 * testsuite/gas/z80/z80_sli.s: New file.
1297
1298 2020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1299
1300 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1301 REGLIST_RN.
1302
1303 2020-01-01 Alan Modra <amodra@gmail.com>
1304
1305 Update year range in copyright notice of all files.
1306
1307 For older changes see ChangeLog-2019
1308 \f
1309 Copyright (C) 2020 Free Software Foundation, Inc.
1310
1311 Copying and distribution of this file, with or without modification,
1312 are permitted in any medium without royalty provided the copyright
1313 notice and this notice are preserved.
1314
1315 Local Variables:
1316 mode: change-log
1317 left-margin: 8
1318 fill-column: 74
1319 version-control: never
1320 End:
This page took 0.05625 seconds and 4 git commands to generate.