Added support for ctoff() reloc prefix.
[deliverable/binutils-gdb.git] / gas / config / tc-v850.c
1 /* tc-v850.c -- Assembler code for the NEC V850
2 Copyright (C) 1996, 1997 Free Software Foundation.
3
4 This file is part of GAS, the GNU Assembler.
5
6 GAS is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
10
11 GAS is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with GAS; see the file COPYING. If not, write to
18 the Free Software Foundation, 59 Temple Place - Suite 330,
19 Boston, MA 02111-1307, USA. */
20
21 #include <stdio.h>
22 #include <ctype.h>
23 #include "as.h"
24 #include "subsegs.h"
25 #include "opcode/v850.h"
26
27 /* sign-extend a 16-bit number */
28 #define SEXT16(x) ((((x) & 0xffff) ^ (~ 0x7fff)) + 0x8000)
29
30 /* Temporarily holds the reloc in a cons expression. */
31 static bfd_reloc_code_real_type hold_cons_reloc;
32
33 /* Set to TRUE if we want to be pedantic about signed overflows. */
34 static boolean warn_signed_overflows = FALSE;
35 static boolean warn_unsigned_overflows = FALSE;
36
37 /* Indicates the target BFD machine number. */
38 static int machine = TARGET_MACHINE;
39
40 /* Indicates the target processor(s) for the assemble. */
41 static unsigned int processor_mask = TARGET_PROCESSOR;
42
43 \f
44 /* Structure to hold information about predefined registers. */
45 struct reg_name
46 {
47 const char * name;
48 int value;
49 };
50
51 /* Generic assembler global variables which must be defined by all targets. */
52
53 /* Characters which always start a comment. */
54 const char comment_chars[] = "#";
55
56 /* Characters which start a comment at the beginning of a line. */
57 const char line_comment_chars[] = ";#";
58
59 /* Characters which may be used to separate multiple commands on a
60 single line. */
61 const char line_separator_chars[] = ";";
62
63 /* Characters which are used to indicate an exponent in a floating
64 point number. */
65 const char EXP_CHARS[] = "eE";
66
67 /* Characters which mean that a number is a floating point constant,
68 as in 0d1.0. */
69 const char FLT_CHARS[] = "dD";
70 \f
71
72 const relax_typeS md_relax_table[] = {
73 {0xff, -0x100, 2, 1},
74 {0x1fffff, -0x200000, 6, 0},
75 };
76
77
78 static segT sdata_section = NULL;
79 static segT tdata_section = NULL;
80 static segT zdata_section = NULL;
81 static segT sbss_section = NULL;
82 static segT tbss_section = NULL;
83 static segT zbss_section = NULL;
84 static segT rosdata_section = NULL;
85 static segT rozdata_section = NULL;
86 /* start-sanitize-v850e */
87 static segT call_table_data_section = NULL;
88 static segT call_table_text_section = NULL;
89 /* end-sanitize-v850e */
90
91
92 /* local functions */
93 static unsigned long v850_insert_operand
94 PARAMS ((unsigned long insn, const struct v850_operand *operand,
95 offsetT val, char *file, unsigned int line));
96
97
98 /* fixups */
99 #define MAX_INSN_FIXUPS (5)
100 struct v850_fixup
101 {
102 expressionS exp;
103 int opindex;
104 bfd_reloc_code_real_type reloc;
105 };
106 struct v850_fixup fixups[MAX_INSN_FIXUPS];
107 static int fc;
108 \f
109 void
110 v850_sdata (int ignore)
111 {
112 subseg_set (sdata_section, (subsegT) get_absolute_expression ());
113
114 demand_empty_rest_of_line ();
115 }
116
117 void
118 v850_tdata (int ignore)
119 {
120 subseg_set (tdata_section, (subsegT) get_absolute_expression ());
121
122 demand_empty_rest_of_line ();
123 }
124
125 void
126 v850_zdata (int ignore)
127 {
128 subseg_set (zdata_section, (subsegT) get_absolute_expression ());
129
130 demand_empty_rest_of_line ();
131 }
132
133 void
134 v850_sbss (int ignore)
135 {
136 subseg_set (sbss_section, (subsegT) get_absolute_expression ());
137
138 demand_empty_rest_of_line ();
139 }
140
141 void
142 v850_tbss (int ignore)
143 {
144 subseg_set (tbss_section, (subsegT) get_absolute_expression ());
145
146 demand_empty_rest_of_line ();
147 }
148
149 void
150 v850_zbss (int ignore)
151 {
152 subseg_set (zbss_section, (subsegT) get_absolute_expression ());
153
154 demand_empty_rest_of_line ();
155 }
156
157 void
158 v850_rosdata (int ignore)
159 {
160 subseg_set (rosdata_section, (subsegT) get_absolute_expression ());
161
162 demand_empty_rest_of_line ();
163 }
164
165 void
166 v850_rozdata (int ignore)
167 {
168 subseg_set (rozdata_section, (subsegT) get_absolute_expression ());
169
170 demand_empty_rest_of_line ();
171 }
172
173 /* start-sanitize-v850e */
174 void
175 v850_call_table_data (int ignore)
176 {
177 subseg_set (call_table_data_section, (subsegT) get_absolute_expression ());
178
179 demand_empty_rest_of_line ();
180 }
181
182 void
183 v850_call_table_text (int ignore)
184 {
185 subseg_set (call_table_text_section, (subsegT) get_absolute_expression ());
186
187 demand_empty_rest_of_line ();
188 }
189 /* end-sanitize-v850e */
190
191 static void
192 v850_section (int arg)
193 {
194 char saved_c;
195 char * ptr;
196
197 for (ptr = input_line_pointer; * ptr != '\n' && * ptr != 0; ptr ++)
198 if (* ptr == ',' && ptr[1] == '.')
199 break;
200
201 saved_c = * ptr;
202 * ptr = ';';
203
204 obj_elf_section (arg);
205
206 * ptr = saved_c;
207 }
208
209 void
210 v850_bss (int ignore)
211 {
212 register int temp = get_absolute_expression ();
213
214 obj_elf_section_change_hook();
215
216 subseg_set (bss_section, (subsegT) temp);
217
218 demand_empty_rest_of_line ();
219 }
220
221 void
222 v850_offset (int ignore)
223 {
224 int temp = get_absolute_expression ();
225
226 temp -= frag_now_fix();
227
228 if (temp > 0)
229 (void) frag_more (temp);
230
231 demand_empty_rest_of_line ();
232 }
233
234 void
235 set_machine (int number)
236 {
237 machine = number;
238 bfd_set_arch_mach (stdoutput, TARGET_ARCH, machine);
239
240 switch (machine)
241 {
242 case 0: processor_mask = PROCESSOR_V850; break;
243 /* start-sanitize-v850e */
244 case bfd_mach_v850e: processor_mask = PROCESSOR_V850E; break;
245 /* end-sanitize-v850e */
246 /* start-sanitize-v850eq */
247 case bfd_mach_v850eq: processor_mask = PROCESSOR_V850EQ; break;
248 /* end-sanitize-v850eq */
249 }
250 }
251
252 /* The target specific pseudo-ops which we support. */
253 const pseudo_typeS md_pseudo_table[] =
254 {
255 {"sdata", v850_sdata, 0},
256 {"tdata", v850_tdata, 0},
257 {"zdata", v850_zdata, 0},
258 {"sbss", v850_sbss, 0},
259 {"tbss", v850_tbss, 0},
260 {"zbss", v850_zbss, 0},
261 {"rosdata", v850_rosdata, 0},
262 {"rozdata", v850_rozdata, 0},
263 {"bss", v850_bss, 0},
264 {"offset", v850_offset, 0},
265 {"section", v850_section, 0},
266 {"word", cons, 4},
267 {"v850", set_machine, 0},
268 /* start-sanitize-v850e */
269 {"call_table_data", v850_call_table_data, 0},
270 {"call_table_text", v850_call_table_text, 0},
271 {"v850e", set_machine, bfd_mach_v850e},
272 /* end-sanitize-v850e */
273 /* start-sanitize-v850eq */
274 {"v850eq", set_machine, bfd_mach_v850eq},
275 /* end-sanitize-v850eq */
276 { NULL, NULL, 0}
277 };
278
279 /* Opcode hash table. */
280 static struct hash_control *v850_hash;
281
282 /* This table is sorted. Suitable for searching by a binary search. */
283 static const struct reg_name pre_defined_registers[] =
284 {
285 { "ep", 30 }, /* ep - element ptr */
286 { "gp", 4 }, /* gp - global ptr */
287 { "hp", 2 }, /* hp - handler stack ptr */
288 { "lp", 31 }, /* lp - link ptr */
289 { "r0", 0 },
290 { "r1", 1 },
291 { "r10", 10 },
292 { "r11", 11 },
293 { "r12", 12 },
294 { "r13", 13 },
295 { "r14", 14 },
296 { "r15", 15 },
297 { "r16", 16 },
298 { "r17", 17 },
299 { "r18", 18 },
300 { "r19", 19 },
301 { "r2", 2 },
302 { "r20", 20 },
303 { "r21", 21 },
304 { "r22", 22 },
305 { "r23", 23 },
306 { "r24", 24 },
307 { "r25", 25 },
308 { "r26", 26 },
309 { "r27", 27 },
310 { "r28", 28 },
311 { "r29", 29 },
312 { "r3", 3 },
313 { "r30", 30 },
314 { "r31", 31 },
315 { "r4", 4 },
316 { "r5", 5 },
317 { "r6", 6 },
318 { "r7", 7 },
319 { "r8", 8 },
320 { "r9", 9 },
321 { "sp", 3 }, /* sp - stack ptr */
322 { "tp", 5 }, /* tp - text ptr */
323 { "zero", 0 },
324 };
325 #define REG_NAME_CNT (sizeof (pre_defined_registers) / sizeof (struct reg_name))
326
327
328 static const struct reg_name system_registers[] =
329 {
330 /* start-sanitize-v850e */
331 { "ctbp", 20 },
332 { "ctpc", 16 },
333 { "ctpsw", 17 },
334 { "dbpc", 18 },
335 { "dbpsw", 19 },
336 /* end-sanitize-v850e */
337 { "ecr", 4 },
338 { "eipc", 0 },
339 { "eipsw", 1 },
340 { "fepc", 2 },
341 { "fepsw", 3 },
342 { "psw", 5 },
343 };
344 #define SYSREG_NAME_CNT (sizeof (system_registers) / sizeof (struct reg_name))
345
346 static const struct reg_name cc_names[] =
347 {
348 { "c", 0x1 },
349 { "e", 0x2 },
350 { "ge", 0xe },
351 { "gt", 0xf },
352 { "h", 0xb },
353 { "l", 0x1 },
354 { "le", 0x7 },
355 { "lt", 0x6 },
356 { "n", 0x4 },
357 { "nc", 0x9 },
358 { "ne", 0xa },
359 { "nh", 0x3 },
360 { "nl", 0x9 },
361 { "ns", 0xc },
362 { "nv", 0x8 },
363 { "nz", 0xa },
364 { "p", 0xc },
365 { "s", 0x4 },
366 { "sa", 0xd },
367 { "t", 0x5 },
368 { "v", 0x0 },
369 { "z", 0x2 },
370 };
371 #define CC_NAME_CNT (sizeof (cc_names) / sizeof (struct reg_name))
372
373 /* reg_name_search does a binary search of the given register table
374 to see if "name" is a valid regiter name. Returns the register
375 number from the array on success, or -1 on failure. */
376
377 static int
378 reg_name_search (regs, regcount, name)
379 const struct reg_name * regs;
380 int regcount;
381 const char * name;
382 {
383 int middle, low, high;
384 int cmp;
385
386 low = 0;
387 high = regcount - 1;
388
389 do
390 {
391 middle = (low + high) / 2;
392 cmp = strcasecmp (name, regs[middle].name);
393 if (cmp < 0)
394 high = middle - 1;
395 else if (cmp > 0)
396 low = middle + 1;
397 else
398 return regs[middle].value;
399 }
400 while (low <= high);
401 return -1;
402 }
403
404
405 /* Summary of register_name().
406 *
407 * in: Input_line_pointer points to 1st char of operand.
408 *
409 * out: A expressionS.
410 * The operand may have been a register: in this case, X_op == O_register,
411 * X_add_number is set to the register number, and truth is returned.
412 * Input_line_pointer->(next non-blank) char after operand, or is in
413 * its original state.
414 */
415 static boolean
416 register_name (expressionP)
417 expressionS * expressionP;
418 {
419 int reg_number;
420 char * name;
421 char * start;
422 char c;
423
424 /* Find the spelling of the operand */
425 start = name = input_line_pointer;
426
427 c = get_symbol_end ();
428
429 reg_number = reg_name_search (pre_defined_registers, REG_NAME_CNT, name);
430
431 * input_line_pointer = c; /* put back the delimiting char */
432
433 /* look to see if it's in the register table */
434 if (reg_number >= 0)
435 {
436 expressionP->X_op = O_register;
437 expressionP->X_add_number = reg_number;
438
439 /* make the rest nice */
440 expressionP->X_add_symbol = NULL;
441 expressionP->X_op_symbol = NULL;
442
443 return true;
444 }
445 else
446 {
447 /* reset the line as if we had not done anything */
448 input_line_pointer = start;
449
450 return false;
451 }
452 }
453
454 /* Summary of system_register_name().
455 *
456 * in: Input_line_pointer points to 1st char of operand.
457 *
458 * out: A expressionS.
459 * The operand may have been a register: in this case, X_op == O_register,
460 * X_add_number is set to the register number, and truth is returned.
461 * Input_line_pointer->(next non-blank) char after operand, or is in
462 * its original state.
463 */
464 static boolean
465 system_register_name (expressionP, accept_numbers)
466 expressionS * expressionP;
467 boolean accept_numbers;
468 {
469 int reg_number;
470 char * name;
471 char * start;
472 char c;
473
474 /* Find the spelling of the operand */
475 start = name = input_line_pointer;
476
477 c = get_symbol_end ();
478 reg_number = reg_name_search (system_registers, SYSREG_NAME_CNT, name);
479
480 * input_line_pointer = c; /* put back the delimiting char */
481
482 if (reg_number < 0
483 && accept_numbers)
484 {
485 input_line_pointer = start; /* reset input_line pointer */
486
487 if (isdigit (* input_line_pointer))
488 reg_number = strtol (input_line_pointer, & input_line_pointer, 10);
489
490 /* Make sure that the register number is allowable. */
491 if ( reg_number < 0
492 || reg_number > 5
493 /* start-sanitize-v850e */
494 && reg_number < 16
495 || reg_number > 20
496 /* end-sanitize-v850e */
497 )
498 {
499 reg_number = -1;
500 }
501 }
502
503 /* look to see if it's in the register table */
504 if (reg_number >= 0)
505 {
506 expressionP->X_op = O_register;
507 expressionP->X_add_number = reg_number;
508
509 /* make the rest nice */
510 expressionP->X_add_symbol = NULL;
511 expressionP->X_op_symbol = NULL;
512
513 return true;
514 }
515 else
516 {
517 /* reset the line as if we had not done anything */
518 input_line_pointer = start;
519
520 return false;
521 }
522 }
523
524 /* Summary of cc_name().
525 *
526 * in: Input_line_pointer points to 1st char of operand.
527 *
528 * out: A expressionS.
529 * The operand may have been a register: in this case, X_op == O_register,
530 * X_add_number is set to the register number, and truth is returned.
531 * Input_line_pointer->(next non-blank) char after operand, or is in
532 * its original state.
533 */
534 static boolean
535 cc_name (expressionP)
536 expressionS * expressionP;
537 {
538 int reg_number;
539 char * name;
540 char * start;
541 char c;
542
543 /* Find the spelling of the operand */
544 start = name = input_line_pointer;
545
546 c = get_symbol_end ();
547 reg_number = reg_name_search (cc_names, CC_NAME_CNT, name);
548
549 * input_line_pointer = c; /* put back the delimiting char */
550
551 /* look to see if it's in the register table */
552 if (reg_number >= 0)
553 {
554 expressionP->X_op = O_constant;
555 expressionP->X_add_number = reg_number;
556
557 /* make the rest nice */
558 expressionP->X_add_symbol = NULL;
559 expressionP->X_op_symbol = NULL;
560
561 return true;
562 }
563 else
564 {
565 /* reset the line as if we had not done anything */
566 input_line_pointer = start;
567
568 return false;
569 }
570 }
571
572 static void
573 skip_white_space (void)
574 {
575 while ( * input_line_pointer == ' '
576 || * input_line_pointer == '\t')
577 ++ input_line_pointer;
578 }
579
580 /* start-sanitize-v850e */
581 /* Summary of parse_register_list ().
582 *
583 * in: Input_line_pointer points to 1st char of a list of registers.
584 * insn is the partially constructed instruction.
585 * operand is the operand being inserted.
586 *
587 * out: True if the parse completed successfully, False otherwise.
588 * If the parse completes the correct bit fields in the
589 * instruction will be filled in.
590 *
591 * Parses register lists with the syntax:
592 *
593 * { rX }
594 * { rX, rY }
595 * { rX - rY }
596 * { rX - rY, rZ }
597 * etc
598 *
599 * and also parses constant epxressions whoes bits indicate the
600 * registers in the lists. The LSB in the expression refers to
601 * the lowest numbered permissable register in the register list,
602 * and so on upwards. System registers are considered to be very
603 * high numbers.
604 *
605 */
606 static char *
607 parse_register_list
608 (
609 unsigned long * insn,
610 const struct v850_operand * operand
611 )
612 {
613 static int type1_regs[ 32 ] = { 30, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 31, 29, 28, 23, 22, 21, 20, 27, 26, 25, 24 };
614 /* start-sanitize-v850eq */
615 static int type2_regs[ 32 ] = { 19, 18, 17, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 30, 31, 29, 28, 23, 22, 21, 20, 27, 26, 25, 24 };
616 static int type3_regs[ 32 ] = { 3, 2, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 14, 15, 13, 12, 7, 6, 5, 4, 11, 10, 9, 8 };
617 /* end-sanitize-v850eq */
618 int * regs;
619 expressionS exp;
620
621
622 /* Select a register array to parse. */
623 switch (operand->shift)
624 {
625 case 0xffe00001: regs = type1_regs; break;
626 /* start-sanitize-v850eq */
627 case 0xfff8000f: regs = type2_regs; break;
628 case 0xfff8001f: regs = type3_regs; break;
629 /* end-sanitize-v850eq */
630 default:
631 as_bad ("unknown operand shift: %x\n", operand->shift );
632 return "internal failure in parse_register_list";
633 }
634
635 skip_white_space();
636
637 /* If the expression starts with a curly brace it is a register list.
638 Otherwise it is a constant expression ,whoes bits indicate which
639 registers are to be included in the list. */
640
641 if (* input_line_pointer != '{')
642 {
643 int bits;
644 int reg;
645 int i;
646
647 expression (& exp);
648
649 if (exp.X_op != O_constant)
650 return "constant expression or register list expected";
651
652 /* start-sanitize-v850eq */
653 if (regs == type1_regs)
654 /* end-sanitize-v850eq */
655 {
656 if (exp.X_add_number & 0xFFFFF000)
657 return "high bits set in register list expression";
658
659 for (reg = 20; reg < 32; reg ++)
660 if (exp.X_add_number & (1 << (reg - 20)))
661 {
662 for (i = 0; i < 32; i++)
663 if (regs[i] == reg)
664 * insn |= (1 << i);
665 }
666 }
667 /* start-sanitize-v850eq */
668 else if (regs == type2_regs)
669 {
670 if (exp.X_add_number & 0xFFFE0000)
671 return "high bits set in register list expression";
672
673 for (reg = 1; reg < 16; reg ++)
674 if (exp.X_add_number & (1 << (reg - 1)))
675 {
676 for (i = 0; i < 32; i++)
677 if (regs[i] == reg)
678 * insn |= (1 << i);
679 }
680
681 if (exp.X_add_number & (1 << 15))
682 * insn |= (1 << 3);
683
684 if (exp.X_add_number & (1 << 16))
685 * insn |= (1 << 19);
686 }
687 else /* regs == type3_regs */
688 {
689 if (exp.X_add_number & 0xFFFE0000)
690 return "high bits set in register list expression";
691
692 for (reg = 16; reg < 32; reg ++)
693 if (exp.X_add_number & (1 << (reg - 16)))
694 {
695 for (i = 0; i < 32; i++)
696 if (regs[i] == reg)
697 * insn |= (1 << i);
698 }
699
700 if (exp.X_add_number & (1 << 16))
701 * insn |= (1 << 19);
702 }
703 /* end-sanitize-v850eq */
704
705 return NULL;
706 }
707
708 input_line_pointer ++;
709
710 /* Parse the register list until a terminator (closing curly brace or new-line) is found. */
711 for (;;)
712 {
713 if (register_name (& exp))
714 {
715 int i;
716
717 /* Locate the given register in the list, and if it is there, insert the corresponding bit into the instruction. */
718 for (i = 0; i < 32; i++)
719 {
720 if (regs[ i ] == exp.X_add_number)
721 {
722 * insn |= (1 << i);
723 break;
724 }
725 }
726
727 if (i == 32)
728 {
729 return "illegal register included in list";
730 }
731 }
732 else if (system_register_name (& exp, true))
733 {
734 if (regs == type1_regs)
735 {
736 return "system registers cannot be included in list";
737 }
738 else if (exp.X_add_number == 5)
739 {
740 if (regs == type2_regs)
741 return "PSW cannot be included in list";
742 else
743 * insn |= 0x8;
744 }
745 else
746 * insn |= 0x80000;
747 }
748 else if (* input_line_pointer == '}')
749 {
750 input_line_pointer ++;
751 break;
752 }
753 else if (* input_line_pointer == ',')
754 {
755 input_line_pointer ++;
756 continue;
757 }
758 else if (* input_line_pointer == '-')
759 {
760 /* We have encountered a range of registers: rX - rY */
761 int j;
762 expressionS exp2;
763
764 /* Skip the dash. */
765 ++ input_line_pointer;
766
767 /* Get the second register in the range. */
768 if (! register_name (& exp2))
769 {
770 return "second register should follow dash in register list";
771 exp2.X_add_number = exp.X_add_number;
772 }
773
774 /* Add the rest of the registers in the range. */
775 for (j = exp.X_add_number + 1; j <= exp2.X_add_number; j++)
776 {
777 int i;
778
779 /* Locate the given register in the list, and if it is there, insert the corresponding bit into the instruction. */
780 for (i = 0; i < 32; i++)
781 {
782 if (regs[ i ] == j)
783 {
784 * insn |= (1 << i);
785 break;
786 }
787 }
788
789 if (i == 32)
790 {
791 return "illegal register included in list";
792 }
793 }
794 }
795 else
796 {
797 break;
798 }
799
800 skip_white_space();
801 }
802
803 return NULL;
804 }
805 /* end-sanitize-v850e */
806
807 CONST char * md_shortopts = "m:";
808
809 struct option md_longopts[] =
810 {
811 {NULL, no_argument, NULL, 0}
812 };
813 size_t md_longopts_size = sizeof md_longopts;
814
815
816 void
817 md_show_usage (stream)
818 FILE * stream;
819 {
820 fprintf (stream, "V850 options:\n");
821 fprintf (stream, "\t-wsigned_overflow Warn if signed immediate values overflow\n");
822 fprintf (stream, "\t-wunsigned_overflow Warn if unsigned immediate values overflow\n");
823 fprintf (stream, "\t-mv850 The code is targeted at the v850\n");
824 /* start-sanitize-v850e */
825 fprintf (stream, "\t-mv850e The code is targeted at the v850e\n");
826 /* end-sanitize-v850e */
827 /* start-sanitize-v850eq */
828 fprintf (stream, "\t-mv850eq The code is targeted at the v850eq\n");
829 /* end-sanitize-v850eq */
830 }
831
832 int
833 md_parse_option (c, arg)
834 int c;
835 char * arg;
836 {
837 switch (c)
838 {
839 case 'w':
840 if (strcmp (arg, "signed_overflow") == 0)
841 {
842 warn_signed_overflows = TRUE;
843 return 1;
844 }
845 else if (strcmp (arg, "unsigned_overflow") == 0)
846 {
847 warn_unsigned_overflows = TRUE;
848 return 1;
849 }
850 break;
851
852 case 'm':
853 if (strcmp (arg, "v850") == 0)
854 {
855 machine = 0;
856 return 1;
857 }
858 /* start-sanitize-v850e */
859 else if (strcmp (arg, "v850e") == 0)
860 {
861 machine = bfd_mach_v850e;
862 processor_mask = PROCESSOR_V850 | PROCESSOR_V850E;
863
864 return 1;
865 }
866 /* end-sanitize-v850e */
867 /* start-sanitize-v850eq */
868 else if (strcmp (arg, "v850eq") == 0)
869 {
870 machine = bfd_mach_v850eq;
871 processor_mask = PROCESSOR_V850EQ;
872 return 1;
873 }
874 /* end-sanitize-v850eq */
875 break;
876 }
877
878 return 0;
879 }
880
881 symbolS *
882 md_undefined_symbol (name)
883 char * name;
884 {
885 return 0;
886 }
887
888 char *
889 md_atof (type, litp, sizep)
890 int type;
891 char * litp;
892 int * sizep;
893 {
894 int prec;
895 LITTLENUM_TYPE words[4];
896 char * t;
897 int i;
898
899 switch (type)
900 {
901 case 'f':
902 prec = 2;
903 break;
904
905 case 'd':
906 prec = 4;
907 break;
908
909 default:
910 *sizep = 0;
911 return "bad call to md_atof";
912 }
913
914 t = atof_ieee (input_line_pointer, type, words);
915 if (t)
916 input_line_pointer = t;
917
918 *sizep = prec * 2;
919
920 for (i = prec - 1; i >= 0; i--)
921 {
922 md_number_to_chars (litp, (valueT) words[i], 2);
923 litp += 2;
924 }
925
926 return NULL;
927 }
928
929
930 /* Very gross. */
931 void
932 md_convert_frag (abfd, sec, fragP)
933 bfd * abfd;
934 asection * sec;
935 fragS * fragP;
936 {
937 subseg_change (sec, 0);
938 if (fragP->fr_subtype == 0)
939 {
940 fix_new (fragP, fragP->fr_fix, 2, fragP->fr_symbol,
941 fragP->fr_offset, 1, BFD_RELOC_UNUSED + (int)fragP->fr_opcode);
942 fragP->fr_var = 0;
943 fragP->fr_fix += 2;
944 }
945 else if (fragP->fr_subtype == 1)
946 {
947 /* Reverse the condition of the first branch. */
948 fragP->fr_literal[0] &= 0xf7;
949 /* Mask off all the displacement bits. */
950 fragP->fr_literal[0] &= 0x8f;
951 fragP->fr_literal[1] &= 0x07;
952 /* Now set the displacement bits so that we branch
953 around the unconditional branch. */
954 fragP->fr_literal[0] |= 0x30;
955
956 /* Now create the unconditional branch + fixup to the final
957 target. */
958 md_number_to_chars (&fragP->fr_literal[2], 0x00000780, 4);
959 fix_new (fragP, fragP->fr_fix + 2, 4, fragP->fr_symbol,
960 fragP->fr_offset, 1, BFD_RELOC_UNUSED + (int)fragP->fr_opcode + 1);
961 fragP->fr_var = 0;
962 fragP->fr_fix += 6;
963 }
964 else
965 abort ();
966 }
967
968 valueT
969 md_section_align (seg, addr)
970 asection * seg;
971 valueT addr;
972 {
973 int align = bfd_get_section_alignment (stdoutput, seg);
974 return ((addr + (1 << align) - 1) & (-1 << align));
975 }
976
977 void
978 md_begin ()
979 {
980 char * prev_name = "";
981 register const struct v850_opcode * op;
982 flagword applicable;
983
984
985 v850_hash = hash_new();
986
987 /* Insert unique names into hash table. The V850 instruction set
988 has many identical opcode names that have different opcodes based
989 on the operands. This hash table then provides a quick index to
990 the first opcode with a particular name in the opcode table. */
991
992 op = v850_opcodes;
993 while (op->name)
994 {
995 if (strcmp (prev_name, op->name))
996 {
997 prev_name = (char *) op->name;
998 hash_insert (v850_hash, op->name, (char *) op);
999 }
1000 op++;
1001 }
1002
1003 bfd_set_arch_mach (stdoutput, TARGET_ARCH, machine);
1004
1005 applicable = bfd_applicable_section_flags (stdoutput);
1006
1007 sdata_section = subseg_new (".sdata", 0);
1008 bfd_set_section_flags (stdoutput, sdata_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_DATA | SEC_HAS_CONTENTS));
1009
1010 tdata_section = subseg_new (".tdata", 0);
1011 bfd_set_section_flags (stdoutput, tdata_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_DATA | SEC_HAS_CONTENTS));
1012
1013 zdata_section = subseg_new (".zdata", 0);
1014 bfd_set_section_flags (stdoutput, zdata_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_DATA | SEC_HAS_CONTENTS));
1015
1016 sbss_section = subseg_new (".sbss", 0);
1017 bfd_set_section_flags (stdoutput, sbss_section, applicable & SEC_ALLOC);
1018
1019 tbss_section = subseg_new (".tbss", 0);
1020 bfd_set_section_flags (stdoutput, tbss_section, applicable & SEC_ALLOC);
1021
1022 zbss_section = subseg_new (".zbss", 0);
1023 bfd_set_section_flags (stdoutput, zbss_section, applicable & SEC_ALLOC);
1024
1025 rosdata_section = subseg_new (".rosdata", 0);
1026 bfd_set_section_flags (stdoutput, rosdata_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_READONLY));
1027
1028 rozdata_section = subseg_new (".rozdata", 0);
1029 bfd_set_section_flags (stdoutput, rozdata_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_READONLY));
1030
1031 /* start-sanitize-v850e */
1032 call_table_data_section = subseg_new (".call_table_data", 0);
1033 bfd_set_section_flags (stdoutput, call_table_data_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_RELOC | SEC_DATA | SEC_HAS_CONTENTS));
1034
1035 call_table_text_section = subseg_new (".call_table_text", 0);
1036 bfd_set_section_flags (stdoutput, call_table_text_section, applicable & (SEC_ALLOC | SEC_LOAD | SEC_READONLY | SEC_CODE));
1037 /* end-sanitize-v850e */
1038 }
1039
1040
1041 /* start-sanitize-v850e */
1042 static bfd_reloc_code_real_type
1043 handle_ctoff (const struct v850_operand * operand)
1044 {
1045 if (operand == NULL)
1046 return BFD_RELOC_V850_CALLT_16_16_OFFSET;
1047
1048 assert (operand->bits == 6);
1049 assert (operand->shift == 0);
1050
1051 return BFD_RELOC_V850_CALLT_6_7_OFFSET;
1052 }
1053 /* end-sanitize-v850e */
1054
1055 static bfd_reloc_code_real_type
1056 handle_sdaoff (const struct v850_operand * operand)
1057 {
1058 if (operand == NULL) return BFD_RELOC_V850_SDA_16_16_OFFSET;
1059 if (operand->bits == 15 && operand->shift == 17) return BFD_RELOC_V850_SDA_15_16_OFFSET;
1060 /* start-sanitize-v850e */
1061 if (operand->bits == -1) return BFD_RELOC_V850_SDA_16_16_SPLIT_OFFSET;
1062 /* end-sanitize-v850e */
1063
1064 assert (operand->bits == 16);
1065 assert (operand->shift == 16);
1066
1067 return BFD_RELOC_V850_SDA_16_16_OFFSET;
1068 }
1069
1070 static bfd_reloc_code_real_type
1071 handle_zdaoff (const struct v850_operand * operand)
1072 {
1073 if (operand == NULL) return BFD_RELOC_V850_ZDA_16_16_OFFSET;
1074 if (operand->bits == 15 && operand->shift == 17) return BFD_RELOC_V850_ZDA_15_16_OFFSET;
1075 /* start-sanitize-v850e */
1076 if (operand->bits == -1) return BFD_RELOC_V850_ZDA_16_16_SPLIT_OFFSET;
1077 /* end-sanitize-v850e */
1078
1079 assert (operand->bits == 16);
1080 assert (operand->shift == 16);
1081
1082 return BFD_RELOC_V850_ZDA_16_16_OFFSET;
1083 }
1084
1085 static bfd_reloc_code_real_type
1086 handle_tdaoff (const struct v850_operand * operand)
1087 {
1088 if (operand == NULL) return BFD_RELOC_V850_TDA_7_7_OFFSET; /* data item, not an instruction. */
1089 if (operand->bits == 6 && operand->shift == 1) return BFD_RELOC_V850_TDA_6_8_OFFSET; /* sld.w/sst.w, operand: D8_6 */
1090 /* start-sanitize-v850e */
1091 if (operand->bits == 4 && operand->insert != NULL) return BFD_RELOC_V850_TDA_4_5_OFFSET; /* sld.hu, operand: D5-4 */
1092 if (operand->bits == 4 && operand->insert == NULL) return BFD_RELOC_V850_TDA_4_4_OFFSET; /* sld.bu, operand: D4 */
1093 /* end-sanitize-v850e */
1094 if (operand->bits == 16 && operand->shift == 16) return BFD_RELOC_V850_TDA_16_16_OFFSET; /* set1 & chums, operands: D16 */
1095
1096 assert (operand->bits == 7);
1097
1098 return operand->insert != NULL
1099 ? BFD_RELOC_V850_TDA_7_8_OFFSET /* sld.h/sst.h, operand: D8_7 */
1100 : BFD_RELOC_V850_TDA_7_7_OFFSET; /* sld.b/sst.b, opreand: D7 */
1101 }
1102
1103 /* Warning: The code in this function relies upon the definitions
1104 in the v850_operands[] array (defined in opcodes/v850-opc.c)
1105 matching the hard coded values contained herein. */
1106
1107 static bfd_reloc_code_real_type
1108 v850_reloc_prefix (const struct v850_operand * operand)
1109 {
1110 boolean paren_skipped = false;
1111
1112
1113 /* Skip leading opening parenthesis. */
1114 if (* input_line_pointer == '(')
1115 {
1116 ++ input_line_pointer;
1117 paren_skipped = true;
1118 }
1119
1120 #define CHECK_(name, reloc) \
1121 if (strncmp (input_line_pointer, name##"(", strlen (name) + 1) == 0) \
1122 { \
1123 input_line_pointer += strlen (name); \
1124 return reloc; \
1125 }
1126
1127 CHECK_ ("hi0", BFD_RELOC_HI16);
1128 CHECK_ ("hi", BFD_RELOC_HI16_S);
1129 CHECK_ ("lo", BFD_RELOC_LO16);
1130 CHECK_ ("sdaoff", handle_sdaoff (operand));
1131 CHECK_ ("zdaoff", handle_zdaoff (operand));
1132 CHECK_ ("tdaoff", handle_tdaoff (operand));
1133
1134 /* start-sanitize-v850e */
1135 CHECK_ ("hilo", BFD_RELOC_32);
1136 CHECK_ ("ctoff", handle_ctoff (operand));
1137 /* end-sanitize-v850e */
1138
1139 /* Restore skipped parenthesis. */
1140 if (paren_skipped)
1141 -- input_line_pointer;
1142
1143 return BFD_RELOC_UNUSED;
1144 }
1145
1146 void
1147 md_assemble (str)
1148 char * str;
1149 {
1150 char * s;
1151 char * start_of_operands;
1152 struct v850_opcode * opcode;
1153 struct v850_opcode * next_opcode;
1154 const unsigned char * opindex_ptr;
1155 int next_opindex;
1156 int relaxable;
1157 unsigned long insn;
1158 unsigned long insn_size;
1159 char * f;
1160 int i;
1161 int match;
1162 boolean extra_data_after_insn = false;
1163 unsigned extra_data_len;
1164 unsigned long extra_data;
1165 char * saved_input_line_pointer;
1166
1167 /* Get the opcode. */
1168 for (s = str; *s != '\0' && ! isspace (*s); s++)
1169 continue;
1170
1171 if (*s != '\0')
1172 *s++ = '\0';
1173
1174 /* find the first opcode with the proper name */
1175 opcode = (struct v850_opcode *)hash_find (v850_hash, str);
1176 if (opcode == NULL)
1177 {
1178 as_bad ("Unrecognized opcode: `%s'", str);
1179 ignore_rest_of_line ();
1180 return;
1181 }
1182
1183 str = s;
1184 while (isspace (* str))
1185 ++ str;
1186
1187 start_of_operands = str;
1188
1189 saved_input_line_pointer = input_line_pointer;
1190
1191 for (;;)
1192 {
1193 const char * errmsg = NULL;
1194
1195 match = 0;
1196
1197 if ((opcode->processors & processor_mask) == 0)
1198 {
1199 errmsg = "Target processor doe snot support this instruction.";
1200 goto error;
1201 }
1202
1203 relaxable = 0;
1204 fc = 0;
1205 next_opindex = 0;
1206 insn = opcode->opcode;
1207 extra_data_after_insn = false;
1208
1209 input_line_pointer = str = start_of_operands;
1210
1211 for (opindex_ptr = opcode->operands; *opindex_ptr != 0; opindex_ptr++)
1212 {
1213 const struct v850_operand * operand;
1214 char * hold;
1215 expressionS ex;
1216 bfd_reloc_code_real_type reloc;
1217
1218 if (next_opindex == 0)
1219 {
1220 operand = & v850_operands[ * opindex_ptr ];
1221 }
1222 else
1223 {
1224 operand = & v850_operands[ next_opindex ];
1225 next_opindex = 0;
1226 }
1227
1228 errmsg = NULL;
1229
1230 while (*str == ' ' || *str == ',' || *str == '[' || *str == ']')
1231 ++str;
1232
1233 if (operand->flags & V850_OPERAND_RELAX)
1234 relaxable = 1;
1235
1236 /* Gather the operand. */
1237 hold = input_line_pointer;
1238 input_line_pointer = str;
1239
1240 /* fprintf (stderr, "operand: %s index = %d, opcode = %s\n", input_line_pointer, opindex_ptr - opcode->operands, opcode->name ); */
1241
1242 /* lo(), hi(), hi0(), etc... */
1243 if ((reloc = v850_reloc_prefix (operand)) != BFD_RELOC_UNUSED)
1244 {
1245 expression (& ex);
1246
1247 if (ex.X_op == O_constant)
1248 {
1249 switch (reloc)
1250 {
1251 case BFD_RELOC_LO16:
1252 {
1253 /* Truncate, then sign extend the value. */
1254 ex.X_add_number = SEXT16 (ex.X_add_number);
1255 break;
1256 }
1257
1258 case BFD_RELOC_HI16:
1259 {
1260 /* Truncate, then sign extend the value. */
1261 ex.X_add_number = SEXT16 (ex.X_add_number >> 16);
1262 break;
1263 }
1264
1265 case BFD_RELOC_HI16_S:
1266 {
1267 /* Truncate, then sign extend the value. */
1268 int temp = (ex.X_add_number >> 16) & 0xffff;
1269
1270 temp += (ex.X_add_number >> 15) & 1;
1271
1272 ex.X_add_number = SEXT16 (temp);
1273 break;
1274 }
1275
1276 /* start-sanitize-v850e */
1277 case BFD_RELOC_32:
1278 if ((operand->flags & V850E_IMMEDIATE32) == 0)
1279 {
1280 errmsg = "use bigger instruction";
1281 goto error;
1282 }
1283
1284 extra_data_after_insn = true;
1285 extra_data_len = 4;
1286 extra_data = ex.X_add_number;
1287 ex.X_add_number = 0;
1288 break;
1289 /* end-sanitize-v850e */
1290
1291 default:
1292 as_bad ( "AAARG -> unhandled constant reloc");
1293 break;
1294 }
1295
1296 insn = v850_insert_operand (insn, operand, ex.X_add_number,
1297 (char *) NULL, 0);
1298 }
1299 else
1300 {
1301 if (reloc == BFD_RELOC_32)
1302 {
1303 if ((operand->flags & V850E_IMMEDIATE32) == 0)
1304 {
1305 errmsg = "use bigger instruction";
1306 goto error;
1307 }
1308
1309 extra_data_after_insn = true;
1310 extra_data_len = 4;
1311 extra_data = ex.X_add_number;
1312 ex.X_add_number = 0;
1313 }
1314
1315 if (fc > MAX_INSN_FIXUPS)
1316 as_fatal ("too many fixups");
1317
1318 fixups[ fc ].exp = ex;
1319 fixups[ fc ].opindex = * opindex_ptr;
1320 fixups[ fc ].reloc = reloc;
1321 fc++;
1322 }
1323 }
1324 else
1325 {
1326 errmsg = NULL;
1327
1328 if ((operand->flags & V850_OPERAND_REG) != 0)
1329 {
1330 if (!register_name (& ex))
1331 {
1332 errmsg = "invalid register name";
1333 }
1334
1335 if ((operand->flags & V850_NOT_R0)
1336 && ex.X_add_number == 0)
1337 {
1338 errmsg = "register r0 cannot be used here";
1339 }
1340 }
1341 else if ((operand->flags & V850_OPERAND_SRG) != 0)
1342 {
1343 if (!system_register_name (& ex, true))
1344 {
1345 errmsg = "invalid system register name";
1346 }
1347 }
1348 else if ((operand->flags & V850_OPERAND_EP) != 0)
1349 {
1350 char * start = input_line_pointer;
1351 char c = get_symbol_end ();
1352
1353 if (strcmp (start, "ep") != 0 && strcmp (start, "r30") != 0)
1354 {
1355 /* Put things back the way we found them. */
1356 *input_line_pointer = c;
1357 input_line_pointer = start;
1358 errmsg = "expected EP register";
1359 goto error;
1360 }
1361
1362 *input_line_pointer = c;
1363 str = input_line_pointer;
1364 input_line_pointer = hold;
1365
1366 while (*str == ' ' || *str == ',' || *str == '[' || *str == ']')
1367 ++str;
1368 continue;
1369 }
1370 else if ((operand->flags & V850_OPERAND_CC) != 0)
1371 {
1372 if (!cc_name (& ex))
1373 {
1374 errmsg = "invalid condition code name";
1375 }
1376 }
1377 /* start-sanitize-v850e */
1378 else if (operand->flags & V850E_PUSH_POP)
1379 {
1380 errmsg = parse_register_list (& insn, operand);
1381
1382 /* The parse_register_list() function has already done everything, so fake a dummy expression. */
1383 ex.X_op = O_constant;
1384 ex.X_add_number = 0;
1385 }
1386 else if (operand->flags & V850E_IMMEDIATE16)
1387 {
1388 expression (& ex);
1389
1390 if (ex.X_op != O_constant)
1391 errmsg = "constant expression expected";
1392 else if (ex.X_add_number & 0xffff0000)
1393 {
1394 if (ex.X_add_number & 0xffff)
1395 errmsg = "constant too big to fit into instruction";
1396 else if ((insn & 0x001fffc0) == 0x00130780)
1397 ex.X_add_number >>= 16;
1398 else
1399 errmsg = "constant too big to fit into instruction";
1400 }
1401
1402 extra_data_after_insn = true;
1403 extra_data_len = 2;
1404 extra_data = ex.X_add_number;
1405 ex.X_add_number = 0;
1406 }
1407 else if (operand->flags & V850E_IMMEDIATE32)
1408 {
1409 expression (& ex);
1410
1411 if (ex.X_op != O_constant)
1412 errmsg = "constant expression expected";
1413
1414 extra_data_after_insn = true;
1415 extra_data_len = 4;
1416 extra_data = ex.X_add_number;
1417 ex.X_add_number = 0;
1418 }
1419 /* end-sanitize-v850e */
1420 else if (register_name (&ex)
1421 && (operand->flags & V850_OPERAND_REG) == 0)
1422 {
1423 errmsg = "syntax error: register not expected";
1424 }
1425 else if (system_register_name (& ex, false)
1426 && (operand->flags & V850_OPERAND_SRG) == 0)
1427 {
1428 errmsg = "syntax error: system register not expected";
1429 }
1430 else if (cc_name (&ex)
1431 && (operand->flags & V850_OPERAND_CC) == 0)
1432 {
1433 errmsg = "syntax error: condition code not expected";
1434 }
1435 else
1436 {
1437 expression (& ex);
1438 /* start-sanitize-v850e */
1439 /* Special case:
1440 If we are assembling a MOV instruction (or a CALLT.... :-)
1441 and the immediate value does not fit into the bits available
1442 then create a fake error so that the next MOV instruction
1443 will be selected. This one has a 32 bit immediate field. */
1444
1445 if (((insn & 0x07e0) == 0x0200)
1446 && ex.X_op == O_constant
1447 && (ex.X_add_number < (- (1 << (operand->bits - 1))) || ex.X_add_number > ((1 << operand->bits) - 1)))
1448 errmsg = "use bigger instruction";
1449 /* end-sanitize-v850e */
1450 }
1451
1452 if (errmsg)
1453 goto error;
1454
1455 /* fprintf (stderr, "insn: %x, operand %d, op: %d, add_number: %d\n", insn, opindex_ptr - opcode->operands, ex.X_op, ex.X_add_number ); */
1456
1457 switch (ex.X_op)
1458 {
1459 case O_illegal:
1460 errmsg = "illegal operand";
1461 goto error;
1462 case O_absent:
1463 errmsg = "missing operand";
1464 goto error;
1465 case O_register:
1466 if ((operand->flags & (V850_OPERAND_REG | V850_OPERAND_SRG)) == 0)
1467 {
1468 errmsg = "invalid operand";
1469 goto error;
1470 }
1471 insn = v850_insert_operand (insn, operand, ex.X_add_number,
1472 (char *) NULL, 0);
1473 break;
1474
1475 case O_constant:
1476 insn = v850_insert_operand (insn, operand, ex.X_add_number,
1477 (char *) NULL, 0);
1478 break;
1479
1480 default:
1481 /* We need to generate a fixup for this expression. */
1482 if (fc >= MAX_INSN_FIXUPS)
1483 as_fatal ("too many fixups");
1484
1485 fixups[ fc ].exp = ex;
1486 fixups[ fc ].opindex = * opindex_ptr;
1487 fixups[ fc ].reloc = BFD_RELOC_UNUSED;
1488 ++fc;
1489 break;
1490 }
1491 }
1492
1493 str = input_line_pointer;
1494 input_line_pointer = hold;
1495
1496 while (*str == ' ' || *str == ',' || *str == '[' || *str == ']'
1497 || *str == ')')
1498 ++str;
1499 }
1500 match = 1;
1501
1502 error:
1503 if (match == 0)
1504 {
1505 next_opcode = opcode + 1;
1506 if (next_opcode->name != NULL && strcmp (next_opcode->name, opcode->name) == 0)
1507 {
1508 opcode = next_opcode;
1509 continue;
1510 }
1511
1512 as_bad (errmsg);
1513 ignore_rest_of_line ();
1514 input_line_pointer = saved_input_line_pointer;
1515 return;
1516 }
1517 break;
1518 }
1519
1520 while (isspace (*str))
1521 ++str;
1522
1523 if (*str != '\0')
1524 as_bad ("junk at end of line: `%s'", str);
1525
1526 input_line_pointer = str;
1527
1528 /* Write out the instruction.
1529
1530 Four byte insns have an opcode with the two high bits on. */
1531 if (relaxable && fc > 0)
1532 {
1533 f = frag_var (rs_machine_dependent, 6, 4, 0,
1534 fixups[0].exp.X_add_symbol,
1535 fixups[0].exp.X_add_number,
1536 (char *)fixups[0].opindex);
1537 insn_size = 2;
1538 md_number_to_chars (f, insn, insn_size);
1539 md_number_to_chars (f + 2, 0, 4);
1540 fc = 0;
1541 }
1542 else
1543 {
1544 if ((insn & 0x0600) == 0x0600)
1545 insn_size = 4;
1546 else
1547 insn_size = 2;
1548
1549 /* start-sanitize-v850e */
1550 /* Special case: 32 bit MOV */
1551 if ((insn & 0xffe0) == 0x0620)
1552 insn_size = 2;
1553 /* end-sanitize-v850e */
1554
1555 f = frag_more (insn_size);
1556
1557 md_number_to_chars (f, insn, insn_size);
1558
1559 if (extra_data_after_insn)
1560 {
1561 f = frag_more (extra_data_len);
1562
1563 md_number_to_chars (f, extra_data, extra_data_len);
1564
1565 extra_data_after_insn = false;
1566 }
1567 }
1568
1569 /* Create any fixups. At this point we do not use a
1570 bfd_reloc_code_real_type, but instead just use the
1571 BFD_RELOC_UNUSED plus the operand index. This lets us easily
1572 handle fixups for any operand type, although that is admittedly
1573 not a very exciting feature. We pick a BFD reloc type in
1574 md_apply_fix. */
1575 for (i = 0; i < fc; i++)
1576 {
1577 const struct v850_operand * operand;
1578 bfd_reloc_code_real_type reloc;
1579
1580 operand = & v850_operands[ fixups[i].opindex ];
1581
1582 reloc = fixups[i].reloc;
1583
1584 if (reloc != BFD_RELOC_UNUSED)
1585 {
1586 reloc_howto_type * reloc_howto = bfd_reloc_type_lookup (stdoutput, reloc);
1587 int size;
1588 int address;
1589 fixS * fixP;
1590
1591 if (!reloc_howto)
1592 abort();
1593
1594 size = bfd_get_reloc_size (reloc_howto);
1595
1596 if (size != 2 && size != 4) /* XXX this will abort on an R_V850_8 reloc - is this reloc actually used ? */
1597 abort();
1598
1599 address = (f - frag_now->fr_literal) + insn_size - size;
1600
1601 if (reloc == BFD_RELOC_32)
1602 {
1603 address += 2;
1604 }
1605
1606 fixP = fix_new_exp (frag_now, address, size,
1607 & fixups[i].exp,
1608 reloc_howto->pc_relative,
1609 reloc);
1610
1611 switch (reloc)
1612 {
1613 case BFD_RELOC_LO16:
1614 case BFD_RELOC_HI16:
1615 case BFD_RELOC_HI16_S:
1616 fixP->fx_no_overflow = 1;
1617 break;
1618 }
1619 }
1620 else
1621 {
1622 fix_new_exp (
1623 frag_now,
1624 f - frag_now->fr_literal, 4,
1625 & fixups[i].exp,
1626 1 /* FIXME: V850_OPERAND_RELATIVE ??? */,
1627 (bfd_reloc_code_real_type) (fixups[i].opindex + (int) BFD_RELOC_UNUSED)
1628 );
1629 }
1630 }
1631
1632 input_line_pointer = saved_input_line_pointer;
1633 }
1634
1635
1636 /* If while processing a fixup, a reloc really needs to be created */
1637 /* then it is done here. */
1638
1639 arelent *
1640 tc_gen_reloc (seg, fixp)
1641 asection * seg;
1642 fixS * fixp;
1643 {
1644 arelent * reloc;
1645
1646 reloc = (arelent *) xmalloc (sizeof (arelent));
1647 reloc->sym_ptr_ptr = & fixp->fx_addsy->bsym;
1648 reloc->address = fixp->fx_frag->fr_address + fixp->fx_where;
1649 reloc->howto = bfd_reloc_type_lookup (stdoutput, fixp->fx_r_type);
1650
1651 if (reloc->howto == (reloc_howto_type *) NULL)
1652 {
1653 as_bad_where (fixp->fx_file, fixp->fx_line,
1654 "reloc %d not supported by object file format", (int)fixp->fx_r_type);
1655
1656 xfree (reloc);
1657
1658 return NULL;
1659 }
1660
1661 reloc->addend = fixp->fx_addnumber;
1662
1663 return reloc;
1664 }
1665
1666 /* Assume everything will fit in two bytes, then expand as necessary. */
1667 int
1668 md_estimate_size_before_relax (fragp, seg)
1669 fragS * fragp;
1670 asection * seg;
1671 {
1672 fragp->fr_var = 4;
1673 return 2;
1674 }
1675
1676 long
1677 md_pcrel_from (fixp)
1678 fixS * fixp;
1679 {
1680 /* If the symbol is undefined, or in a section other than our own,
1681 then let the linker figure it out. */
1682 if (fixp->fx_addsy != (symbolS *) NULL && ! S_IS_DEFINED (fixp->fx_addsy))
1683 {
1684 /* The symbol is undefined. Let the linker figure it out. */
1685 return 0;
1686 }
1687 return fixp->fx_frag->fr_address + fixp->fx_where;
1688 }
1689
1690 int
1691 md_apply_fix3 (fixp, valuep, seg)
1692 fixS * fixp;
1693 valueT * valuep;
1694 segT seg;
1695 {
1696 valueT value;
1697 char * where;
1698
1699 if (fixp->fx_addsy == (symbolS *) NULL)
1700 {
1701 value = * valuep;
1702 fixp->fx_done = 1;
1703 }
1704 else if (fixp->fx_pcrel)
1705 value = * valuep;
1706 else
1707 {
1708 value = fixp->fx_offset;
1709 if (fixp->fx_subsy != (symbolS *) NULL)
1710 {
1711 if (S_GET_SEGMENT (fixp->fx_subsy) == absolute_section)
1712 value -= S_GET_VALUE (fixp->fx_subsy);
1713 else
1714 {
1715 /* We don't actually support subtracting a symbol. */
1716 as_bad_where (fixp->fx_file, fixp->fx_line,
1717 "expression too complex");
1718 }
1719 }
1720 }
1721
1722 if ((int) fixp->fx_r_type >= (int) BFD_RELOC_UNUSED)
1723 {
1724 int opindex;
1725 const struct v850_operand * operand;
1726 unsigned long insn;
1727
1728 opindex = (int) fixp->fx_r_type - (int) BFD_RELOC_UNUSED;
1729 operand = & v850_operands[ opindex ];
1730
1731 /* Fetch the instruction, insert the fully resolved operand
1732 value, and stuff the instruction back again.
1733
1734 Note the instruction has been stored in little endian
1735 format! */
1736 where = fixp->fx_frag->fr_literal + fixp->fx_where;
1737
1738 insn = bfd_getl32 ((unsigned char *) where);
1739 insn = v850_insert_operand (insn, operand, (offsetT) value,
1740 fixp->fx_file, fixp->fx_line);
1741 bfd_putl32 ((bfd_vma) insn, (unsigned char *) where);
1742
1743 if (fixp->fx_done)
1744 {
1745 /* Nothing else to do here. */
1746 return 1;
1747 }
1748
1749 /* Determine a BFD reloc value based on the operand information.
1750 We are only prepared to turn a few of the operands into relocs. */
1751
1752 if (operand->bits == 22)
1753 fixp->fx_r_type = BFD_RELOC_V850_22_PCREL;
1754 else if (operand->bits == 9)
1755 fixp->fx_r_type = BFD_RELOC_V850_9_PCREL;
1756 else
1757 {
1758 /* fprintf (stderr, "bits: %d, insn: %x\n", operand->bits, insn); */
1759
1760 as_bad_where(fixp->fx_file, fixp->fx_line,
1761 "unresolved expression that must be resolved");
1762 fixp->fx_done = 1;
1763 return 1;
1764 }
1765 }
1766 else if (fixp->fx_done)
1767 {
1768 /* We still have to insert the value into memory! */
1769 where = fixp->fx_frag->fr_literal + fixp->fx_where;
1770 if (fixp->fx_size == 1)
1771 *where = value & 0xff;
1772 else if (fixp->fx_size == 2)
1773 bfd_putl16 (value & 0xffff, (unsigned char *) where);
1774 else if (fixp->fx_size == 4)
1775 bfd_putl32 (value, (unsigned char *) where);
1776 }
1777
1778 fixp->fx_addnumber = value;
1779 return 1;
1780 }
1781
1782 \f
1783 /* Insert an operand value into an instruction. */
1784
1785 static unsigned long
1786 v850_insert_operand (insn, operand, val, file, line)
1787 unsigned long insn;
1788 const struct v850_operand * operand;
1789 offsetT val;
1790 char *file;
1791 unsigned int line;
1792 {
1793 if (operand->insert)
1794 {
1795 const char * message = NULL;
1796
1797 insn = (*operand->insert) (insn, val, & message);
1798 if (message != NULL)
1799 {
1800 if (file == (char *) NULL)
1801 as_warn (message);
1802 else
1803 as_warn_where (file, line, message);
1804 }
1805 }
1806 else
1807 {
1808 if (operand->bits != 32)
1809 {
1810 long min, max;
1811 offsetT test;
1812
1813 if ((operand->flags & V850_OPERAND_SIGNED) != 0)
1814 {
1815 if (! warn_signed_overflows)
1816 max = (1 << operand->bits) - 1;
1817 else
1818 max = (1 << (operand->bits - 1)) - 1;
1819
1820 min = - (1 << (operand->bits - 1));
1821 }
1822 else
1823 {
1824 max = (1 << operand->bits) - 1;
1825
1826 if (! warn_unsigned_overflows)
1827 min = - (1 << (operand->bits - 1));
1828 else
1829 min = 0;
1830 }
1831
1832 test = val;
1833
1834 if (test < (offsetT) min || test > (offsetT) max)
1835 {
1836 const char * err = "operand out of range (%s not between %ld and %ld)";
1837 char buf[100];
1838
1839 sprint_value (buf, test);
1840 if (file == (char *) NULL)
1841 as_warn (err, buf, min, max);
1842 else
1843 as_warn_where (file, line, err, buf, min, max);
1844 }
1845 }
1846
1847 insn |= (((long) val & ((1 << operand->bits) - 1)) << operand->shift);
1848 }
1849
1850 return insn;
1851 }
1852
1853 /* Parse a cons expression. We have to handle hi(), lo(), etc
1854 on the v850. */
1855 void
1856 parse_cons_expression_v850 (exp)
1857 expressionS *exp;
1858 {
1859 /* See if there's a reloc prefix like hi() we have to handle. */
1860 hold_cons_reloc = v850_reloc_prefix (NULL);
1861
1862 /* Do normal expression parsing. */
1863 expression (exp);
1864 }
1865
1866 /* Create a fixup for a cons expression. If parse_cons_expression_v850
1867 found a reloc prefix, then we use that reloc, else we choose an
1868 appropriate one based on the size of the expression. */
1869 void
1870 cons_fix_new_v850 (frag, where, size, exp)
1871 fragS *frag;
1872 int where;
1873 int size;
1874 expressionS *exp;
1875 {
1876 if (hold_cons_reloc == BFD_RELOC_UNUSED)
1877 {
1878 if (size == 4)
1879 hold_cons_reloc = BFD_RELOC_32;
1880 if (size == 2)
1881 hold_cons_reloc = BFD_RELOC_16;
1882 if (size == 1)
1883 hold_cons_reloc = BFD_RELOC_8;
1884 }
1885
1886 if (exp != NULL)
1887 fix_new_exp (frag, where, size, exp, 0, hold_cons_reloc);
1888 else
1889 fix_new (frag, where, size, NULL, 0, 0, hold_cons_reloc);
1890 }
This page took 0.0705440000000001 seconds and 4 git commands to generate.