x86-64: fix handling of PUSH/POP of segment register
[deliverable/binutils-gdb.git] / gas / testsuite / gas / ppc / astest64.d
1 #objdump: -Dr
2 #as: --generate-missing-build-notes=no
3 #name: PowerPC 64-bit test 1
4
5 .*
6
7 Disassembly of section \.text:
8
9 0000000000000000 <foo>:
10 0: (60 00 00 00|00 00 00 60) nop
11 4: (60 00 00 00|00 00 00 60) nop
12 8: (60 00 00 00|00 00 00 60) nop
13
14 000000000000000c <a>:
15 c: (48 00 00 04|04 00 00 48) b 10 <apfour>
16
17 0000000000000010 <apfour>:
18 10: (48 00 00 08|08 00 00 48) b 18 <apfour\+0x8>
19 14: (48 00 00 00|00 00 00 48) b .*
20 14: R_PPC64_REL24 x
21 18: (48 00 00 0.|0. 00 00 48) b .*
22 18: R_PPC64_REL24 \.data\+0x4
23 1c: (48 00 00 00|00 00 00 48) b .*
24 1c: R_PPC64_REL24 z
25 20: (48 00 00 ..|.. 00 00 48) b .*
26 20: R_PPC64_REL24 z\+0x14
27 24: (48 00 00 04|04 00 00 48) b 28 <apfour\+0x18>
28 28: (48 00 00 00|00 00 00 48) b .*
29 28: R_PPC64_REL24 a
30 2c: (4b ff ff e4|e4 ff ff 4b) b 10 <apfour>
31 30: (48 00 00 0.|0. 00 00 48) b .*
32 30: R_PPC64_REL24 a\+0x4
33 34: (4b ff ff e0|e0 ff ff 4b) b 14 <apfour\+0x4>
34 \.\.\.
35 38: R_PPC64_ADDR32 \.text\+0x38
36 3c: R_PPC64_ADDR32 \.text\+0x44
37 40: R_PPC64_REL32 x
38 44: R_PPC64_REL32 x\+0x4
39 48: R_PPC64_REL32 z
40 4c: R_PPC64_REL32 \.data\+0x4
41 50: R_PPC64_ADDR32 x
42 54: R_PPC64_ADDR32 \.data\+0x4
43 58: R_PPC64_ADDR32 z
44 5c: R_PPC64_ADDR32 x-0x4
45 60: R_PPC64_ADDR32 \.data
46 64: R_PPC64_ADDR32 z-0x4
47 68: (ff ff ff a4|a4 ff ff ff) \.long 0xffffffa4
48 6c: (ff ff ff a4|a4 ff ff ff) \.long 0xffffffa4
49 \.\.\.
50 70: R_PPC64_ADDR32 a
51 74: R_PPC64_ADDR32 \.text\+0x10
52 78: R_PPC64_ADDR32 \.text\+0x10
53 7c: (ff ff ff fc|fc ff ff ff) fnmsub f31,f31,f31,f31
54 \.\.\.
55 80: R_PPC64_ADDR32 \.text\+0x12
56 Disassembly of section \.data:
57
58 0000000000000000 <x>:
59 0: 00 00 00 00 \.long 0x0
60
61 0000000000000004 <y>:
62 4: 00 00 00 00 \.long 0x0
This page took 0.034018 seconds and 4 git commands to generate.