* gas/ppc/power4.s: Fix invalid lq offsets.
[deliverable/binutils-gdb.git] / gas / testsuite / gas / ppc / power4.d
1 #objdump: -drx -Mpower4
2 #as: -mpower4
3 #name: Power4 instructions
4
5 .*: +file format elf64-powerpc
6 .*
7 architecture: powerpc:common64, flags 0x0+11:
8 HAS_RELOC, HAS_SYMS
9 start address 0x0+
10
11 Sections:
12 Idx Name +Size +VMA +LMA +File off +Algn
13 +0 \.text +0+c8 +0+ +0+ +.*
14 +CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
15 +1 \.data +0+20 +0+ +0+ +.*
16 +CONTENTS, ALLOC, LOAD, DATA
17 +2 \.bss +0+ +0+ +0+ +.*
18 +ALLOC
19 +3 \.toc +0+20 +0+ +0+ +.*
20 +CONTENTS, ALLOC, LOAD, RELOC, DATA
21 SYMBOL TABLE:
22 0+ l +d +\.text 0+ (|\.text)
23 0+ l +d +\.data 0+ (|\.data)
24 0+ l +d +\.bss 0+ (|\.bss)
25 0+ l +\.data 0+ dsym0
26 0+10 l +\.data 0+ dsym1
27 0+ l +d +\.toc 0+ (|\.toc)
28 0+10 l +\.data 0+ usym0
29 0+20 l +\.data 0+ usym1
30 0+ +\*UND\* 0+ esym0
31 0+ +\*UND\* 0+ esym1
32
33
34 Disassembly of section \.text:
35
36 0+ <\.text>:
37 .*: e0 83 00 00 lq r4,0\(r3\)
38 .*: R_PPC64_ADDR16_LO_DS \.data
39 .*: e0 83 00 10 lq r4,16\(r3\)
40 .*: R_PPC64_ADDR16_LO_DS \.data\+0x10
41 .*: e0 83 00 10 lq r4,16\(r3\)
42 .*: R_PPC64_ADDR16_LO_DS \.data\+0x10
43 .*: e0 83 00 20 lq r4,32\(r3\)
44 .*: R_PPC64_ADDR16_LO_DS \.data\+0x20
45 .*: e0 83 00 00 lq r4,0\(r3\)
46 .*: R_PPC64_ADDR16_LO_DS esym0
47 .*: e0 83 00 00 lq r4,0\(r3\)
48 .*: R_PPC64_ADDR16_LO_DS esym1
49 .*: e0 82 00 00 lq r4,0\(r2\)
50 .*: R_PPC64_TOC16_DS \.toc
51 .*: e0 82 00 10 lq r4,16\(r2\)
52 .*: R_PPC64_TOC16_DS \.toc\+0x10
53 .*: e0 80 00 00 lq r4,0\(0\)
54 .*: R_PPC64_ADDR16_LO_DS \.text
55 .*: e0 c3 00 00 lq r6,0\(r3\)
56 .*: R_PPC64_GOT16_DS dsym0
57 .*: e0 c3 00 00 lq r6,0\(r3\)
58 .*: R_PPC64_GOT16_LO_DS dsym0
59 .*: e0 c3 00 00 lq r6,0\(r3\)
60 .*: R_PPC64_PLT16_LO_DS \.data
61 .*: e0 c3 00 10 lq r6,16\(r3\)
62 .*: R_PPC64_SECTOFF_DS \.data\+0x10
63 .*: e0 c3 00 10 lq r6,16\(r3\)
64 .*: R_PPC64_SECTOFF_LO_DS \.data\+0x10
65 .*: e0 c4 00 20 lq r6,32\(r4\)
66 .*: f8 c7 00 02 stq r6,0\(r7\)
67 .*: f8 c7 00 12 stq r6,16\(r7\)
68 .*: f8 c7 ff f2 stq r6,-16\(r7\)
69 .*: f8 c7 80 02 stq r6,-32768\(r7\)
70 .*: f8 c7 7f f2 stq r6,32752\(r7\)
71 .*: 00 00 02 00 attn
72 .*: 7c 6f f1 20 mtcr r3
73 .*: 7c 6f f1 20 mtcr r3
74 .*: 7c 68 11 20 mtcrf 129,r3
75 .*: 7c 70 11 20 mtocrf 1,r3
76 .*: 7c 70 21 20 mtocrf 2,r3
77 .*: 7c 70 41 20 mtocrf 4,r3
78 .*: 7c 70 81 20 mtocrf 8,r3
79 .*: 7c 71 01 20 mtocrf 16,r3
80 .*: 7c 72 01 20 mtocrf 32,r3
81 .*: 7c 74 01 20 mtocrf 64,r3
82 .*: 7c 78 01 20 mtocrf 128,r3
83 .*: 7c 60 00 26 mfcr r3
84 .*: 7c 70 10 26 mfocrf r3,1
85 .*: 7c 70 20 26 mfocrf r3,2
86 .*: 7c 70 40 26 mfocrf r3,4
87 .*: 7c 70 80 26 mfocrf r3,8
88 .*: 7c 71 00 26 mfocrf r3,16
89 .*: 7c 72 00 26 mfocrf r3,32
90 .*: 7c 74 00 26 mfocrf r3,64
91 .*: 7c 78 00 26 mfocrf r3,128
92 .*: 7c 01 17 ec dcbz r1,r2
93 .*: 7c 23 27 ec dcbzl r3,r4
94 .*: 7c 05 37 ec dcbz r5,r6
95 .*: e0 40 00 10 lq r2,16\(0\)
96 .*: e0 05 00 10 lq r0,16\(r5\)
97 .*: e0 45 00 10 lq r2,16\(r5\)
98 .*: f8 40 00 12 stq r2,16\(0\)
99 .*: f8 05 00 12 stq r0,16\(r5\)
100 .*: f8 45 00 12 stq r2,16\(r5\)
This page took 0.14588 seconds and 5 git commands to generate.