opcodes/
[deliverable/binutils-gdb.git] / gas / testsuite / gas / ppc / test1elf64.d
1 #objdump: -Drx
2 #name: PowerPC Test 1, 64 bit elf
3
4 .*: +file format elf64-powerpc
5 .*
6 architecture: powerpc:common64, flags 0x00000011:
7 HAS_RELOC, HAS_SYMS
8 start address 0x0000000000000000
9
10 Sections:
11 Idx Name Size VMA LMA File off Algn
12 0 \.text 00000090 0000000000000000 0000000000000000 .*
13 CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
14 1 \.data 00000030 0000000000000000 0000000000000000 .*
15 CONTENTS, ALLOC, LOAD, RELOC, DATA
16 2 \.bss 00000000 0000000000000000 0000000000000000 .*
17 ALLOC
18 3 \.toc 00000030 0000000000000000 0000000000000000 .*
19 CONTENTS, ALLOC, LOAD, RELOC, DATA
20 SYMBOL TABLE:
21 0000000000000000 l d \.text 0000000000000000
22 0000000000000000 l d \.data 0000000000000000
23 0000000000000000 l d \.bss 0000000000000000
24 0000000000000000 l \.data 0000000000000000 dsym0
25 0000000000000008 l \.data 0000000000000000 dsym1
26 0000000000000000 l d \.toc 0000000000000000
27 0000000000000008 l \.data 0000000000000000 usym0
28 0000000000000010 l \.data 0000000000000000 usym1
29 0000000000000010 l \.data 0000000000000000 datpt
30 0000000000000014 l \.data 0000000000000000 dat0
31 0000000000000018 l \.data 0000000000000000 dat1
32 000000000000001c l \.data 0000000000000000 dat2
33 0000000000000020 l \.data 0000000000000000 dat3
34 0000000000000028 l \.data 0000000000000000 dat4
35 0000000000000000 \*UND\* 0000000000000000 esym0
36 0000000000000000 \*UND\* 0000000000000000 esym1
37 0000000000000000 \*UND\* 0000000000000000 jk
38
39
40 Disassembly of section \.text:
41
42 0000000000000000 <\.text>:
43 0: e8 63 00 00 ld r3,0\(r3\)
44 2: R_PPC64_ADDR16_LO_DS dsym0
45 4: e8 63 00 00 ld r3,0\(r3\)
46 6: R_PPC64_ADDR16_LO_DS dsym1
47 8: e8 63 00 00 ld r3,0\(r3\)
48 a: R_PPC64_ADDR16_LO_DS usym0
49 c: e8 63 00 00 ld r3,0\(r3\)
50 e: R_PPC64_ADDR16_LO_DS usym1
51 10: e8 63 00 00 ld r3,0\(r3\)
52 12: R_PPC64_ADDR16_LO_DS esym0
53 14: e8 63 00 00 ld r3,0\(r3\)
54 16: R_PPC64_ADDR16_LO_DS esym1
55 18: e8 62 00 00 ld r3,0\(r2\)
56 1a: R_PPC64_TOC16_DS \.toc
57 1c: e8 62 00 08 ld r3,8\(r2\)
58 1e: R_PPC64_TOC16_DS \.toc\+0x8
59 20: e8 62 00 10 ld r3,16\(r2\)
60 22: R_PPC64_TOC16_DS \.toc\+0x10
61 24: e8 62 00 18 ld r3,24\(r2\)
62 26: R_PPC64_TOC16_DS \.toc\+0x18
63 28: e8 62 00 20 ld r3,32\(r2\)
64 2a: R_PPC64_TOC16_DS \.toc\+0x20
65 2c: e8 62 00 28 ld r3,40\(r2\)
66 2e: R_PPC64_TOC16_DS \.toc\+0x28
67 30: 3c 80 00 28 lis r4,40
68 32: R_PPC64_TOC16_HA \.toc\+0x28
69 34: e8 62 00 28 ld r3,40\(r2\)
70 36: R_PPC64_TOC16_LO_DS \.toc\+0x28
71 38: 38 60 00 08 li r3,8
72 3c: 38 60 ff f8 li r3,-8
73 40: 38 60 00 08 li r3,8
74 44: 38 60 ff f8 li r3,-8
75 48: 38 60 ff f8 li r3,-8
76 4c: 38 60 00 08 li r3,8
77 50: 38 60 00 00 li r3,0
78 52: R_PPC64_ADDR16_LO dsym0
79 54: 38 60 00 00 li r3,0
80 56: R_PPC64_ADDR16_HI dsym0
81 58: 38 60 00 00 li r3,0
82 5a: R_PPC64_ADDR16_HA dsym0
83 5c: 38 60 00 00 li r3,0
84 5e: R_PPC64_ADDR16_HIGHER dsym0
85 60: 38 60 00 00 li r3,0
86 62: R_PPC64_ADDR16_HIGHERA dsym0
87 64: 38 60 00 00 li r3,0
88 66: R_PPC64_ADDR16_HIGHEST dsym0
89 68: 38 60 00 00 li r3,0
90 6a: R_PPC64_ADDR16_HIGHESTA dsym0
91 6c: 38 60 ff f8 li r3,-8
92 70: 38 60 ff ff li r3,-1
93 74: 38 60 00 00 li r3,0
94 78: 38 60 ff ff li r3,-1
95 7c: 38 60 00 00 li r3,0
96 80: 38 60 ff ff li r3,-1
97 84: 38 60 00 00 li r3,0
98 88: e8 64 00 08 ld r3,8\(r4\)
99 8c: e8 60 00 00 ld r3,0\(0\)
100 8e: R_PPC64_ADDR16_LO_DS \.text
101 Disassembly of section \.data:
102
103 0000000000000000 <dsym0>:
104 0: 00 00 00 00 \.long 0x0
105 4: de ad be ef stfdu f21,-16657\(r13\)
106
107 0000000000000008 <dsym1>:
108 8: 00 00 00 00 \.long 0x0
109 c: ca fe ba be lfd f23,-17730\(r30\)
110
111 0000000000000010 <datpt>:
112 10: 00 98 96 80 \.long 0x989680
113 10: R_PPC64_REL32 jk\+0x989680
114
115 0000000000000014 <dat0>:
116 14: ff ff ff fc fnmsub f31,f31,f31,f31
117 14: R_PPC64_REL32 jk\+0xfffffffffffffffc
118
119 0000000000000018 <dat1>:
120 18: 00 00 00 00 \.long 0x0
121 18: R_PPC64_REL32 jk
122
123 000000000000001c <dat2>:
124 1c: 00 00 00 04 \.long 0x4
125 1c: R_PPC64_REL32 jk\+0x4
126
127 0000000000000020 <dat3>:
128 20: 00 00 00 00 \.long 0x0
129 20: R_PPC64_REL64 jk\+0x8
130 24: 00 00 00 08 \.long 0x8
131
132 0000000000000028 <dat4>:
133 28: 00 00 00 00 \.long 0x0
134 28: R_PPC64_REL64 jk\+0x10
135 2c: 00 00 00 10 \.long 0x10
136 Disassembly of section \.toc:
137
138 0000000000000000 <\.toc>:
139 \.\.\.
140 0: R_PPC64_ADDR64 dsym0
141 8: R_PPC64_ADDR64 dsym1
142 10: R_PPC64_ADDR64 usym0
143 18: R_PPC64_ADDR64 usym1
144 20: R_PPC64_ADDR64 esym0
145 28: R_PPC64_ADDR64 esym1
This page took 0.032414 seconds and 4 git commands to generate.