1 /* MIPS-dependent portions of the RPC protocol
2 used with a VxWorks target
4 Contributed by Wind River Systems.
6 This file is part of GDB.
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2 of the License, or
11 (at your option) any later version.
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
18 You should have received a copy of the GNU General Public License
19 along with this program; if not, write to the Free Software
20 Foundation, Inc., 59 Temple Place - Suite 330,
21 Boston, MA 02111-1307, USA. */
26 #include "vx-share/regPacket.h"
33 #include "symfile.h" /* for struct complaint */
36 #include "gdb_string.h"
39 #include <sys/types.h>
41 #include <sys/socket.h>
43 #include <sys/time.h> /* UTek's <rpc/rpc.h> doesn't #incl this */
45 #include "vx-share/ptrace.h"
46 #include "vx-share/xdr_ptrace.h"
47 #include "vx-share/xdr_ld.h"
48 #include "vx-share/xdr_rdb.h"
49 #include "vx-share/dbgRpcLib.h"
51 /* get rid of value.h if possible */
55 /* Flag set if target has fpu */
57 extern int target_has_fp
;
59 /* Generic register read/write routines in remote-vx.c. */
61 extern void net_read_registers ();
62 extern void net_write_registers ();
64 /* Read a register or registers from the VxWorks target.
65 REGNO is the register to read, or -1 for all; currently,
66 it is ignored. FIXME look at regno to improve efficiency. */
69 vx_read_register (int regno
)
71 char mips_greg_packet
[MIPS_GREG_PLEN
];
72 char mips_fpreg_packet
[MIPS_FPREG_PLEN
];
74 /* Get general-purpose registers. */
76 net_read_registers (mips_greg_packet
, MIPS_GREG_PLEN
, PTRACE_GETREGS
);
78 /* this code copies the registers obtained by RPC
79 stored in a structure(s) like this :
88 into a stucture like this:
94 0x8C BAD --- Not available currently
95 0x90 CAUSE --- Not available currently
99 0x11C FIR --- Not available currently
100 0x120 FP --- Not available currently
102 structure is 0x124 (292) bytes in length */
104 /* Copy the general registers. */
106 bcopy (&mips_greg_packet
[MIPS_R_GP0
], ®isters
[0], 32 * MIPS_GREG_SIZE
);
108 /* Copy SR, LO, HI, and PC. */
110 bcopy (&mips_greg_packet
[MIPS_R_SR
],
111 ®isters
[REGISTER_BYTE (PS_REGNUM
)], MIPS_GREG_SIZE
);
112 bcopy (&mips_greg_packet
[MIPS_R_LO
],
113 ®isters
[REGISTER_BYTE (LO_REGNUM
)], MIPS_GREG_SIZE
);
114 bcopy (&mips_greg_packet
[MIPS_R_HI
],
115 ®isters
[REGISTER_BYTE (HI_REGNUM
)], MIPS_GREG_SIZE
);
116 bcopy (&mips_greg_packet
[MIPS_R_PC
],
117 ®isters
[REGISTER_BYTE (PC_REGNUM
)], MIPS_GREG_SIZE
);
119 /* If the target has floating point registers, fetch them.
120 Otherwise, zero the floating point register values in
121 registers[] for good measure, even though we might not
126 net_read_registers (mips_fpreg_packet
, MIPS_FPREG_PLEN
,
129 /* Copy the floating point registers. */
131 bcopy (&mips_fpreg_packet
[MIPS_R_FP0
],
132 ®isters
[REGISTER_BYTE (FP0_REGNUM
)],
133 REGISTER_RAW_SIZE (FP0_REGNUM
) * 32);
135 /* Copy the floating point control/status register (fpcsr). */
137 bcopy (&mips_fpreg_packet
[MIPS_R_FPCSR
],
138 ®isters
[REGISTER_BYTE (FCRCS_REGNUM
)],
139 REGISTER_RAW_SIZE (FCRCS_REGNUM
));
143 bzero ((char *) ®isters
[REGISTER_BYTE (FP0_REGNUM
)],
144 REGISTER_RAW_SIZE (FP0_REGNUM
) * 32);
145 bzero ((char *) ®isters
[REGISTER_BYTE (FCRCS_REGNUM
)],
146 REGISTER_RAW_SIZE (FCRCS_REGNUM
));
149 /* Mark the register cache valid. */
151 registers_fetched ();
154 /* Store a register or registers into the VxWorks target.
155 REGNO is the register to store, or -1 for all; currently,
156 it is ignored. FIXME look at regno to improve efficiency. */
158 vx_write_register (int regno
)
160 char mips_greg_packet
[MIPS_GREG_PLEN
];
161 char mips_fpreg_packet
[MIPS_FPREG_PLEN
];
163 /* Store general registers. */
165 bcopy (®isters
[0], &mips_greg_packet
[MIPS_R_GP0
], 32 * MIPS_GREG_SIZE
);
167 /* Copy SR, LO, HI, and PC. */
169 bcopy (®isters
[REGISTER_BYTE (PS_REGNUM
)],
170 &mips_greg_packet
[MIPS_R_SR
], MIPS_GREG_SIZE
);
171 bcopy (®isters
[REGISTER_BYTE (LO_REGNUM
)],
172 &mips_greg_packet
[MIPS_R_LO
], MIPS_GREG_SIZE
);
173 bcopy (®isters
[REGISTER_BYTE (HI_REGNUM
)],
174 &mips_greg_packet
[MIPS_R_HI
], MIPS_GREG_SIZE
);
175 bcopy (®isters
[REGISTER_BYTE (PC_REGNUM
)],
176 &mips_greg_packet
[MIPS_R_PC
], MIPS_GREG_SIZE
);
178 net_write_registers (mips_greg_packet
, MIPS_GREG_PLEN
, PTRACE_SETREGS
);
180 /* Store floating point registers if the target has them. */
184 /* Copy the floating point data registers. */
186 bcopy (®isters
[REGISTER_BYTE (FP0_REGNUM
)],
187 &mips_fpreg_packet
[MIPS_R_FP0
],
188 REGISTER_RAW_SIZE (FP0_REGNUM
) * 32);
190 /* Copy the floating point control/status register (fpcsr). */
192 bcopy (®isters
[REGISTER_BYTE (FCRCS_REGNUM
)],
193 &mips_fpreg_packet
[MIPS_R_FPCSR
],
194 REGISTER_RAW_SIZE (FCRCS_REGNUM
));
196 net_write_registers (mips_fpreg_packet
, MIPS_FPREG_PLEN
,
This page took 0.03291 seconds and 4 git commands to generate.