[Arm, 2/3] Add instruction SB for AArch32
[deliverable/binutils-gdb.git] / include / ChangeLog
1 2018-10-05 Sudakshina Das <sudi.das@arm.com>
2
3 * opcode/arm.h (ARM_EXT2_SB): New.
4 (ARM_ARCH_V8_5A): Add ARM_EXT2_SB by default.
5
6 2018-10-05 Sudakshina Das <sudi.das@arm.com>
7
8 * opcode/arm.h (ARM_EXT2_V8_5A): New.
9 (ARM_AEXT2_V8_5A, ARM_ARCH_V8_5A): New.
10
11 2018-10-05 Richard Henderson <rth@twiddle.net>
12
13 * elf/or1k.h (elf_or1k_reloc_type): Add R_OR1K_PCREL_PG21,
14 R_OR1K_GOT_PG21, R_OR1K_TLS_GD_PG21, R_OR1K_TLS_LDM_PG21,
15 R_OR1K_TLS_IE_PG21, R_OR1K_LO13, R_OR1K_GOT_LO13,
16 R_OR1K_TLS_GD_LO13, R_OR1K_TLS_LDM_LO13, R_OR1K_TLS_IE_LO13,
17 R_OR1K_SLO13, R_OR1K_PLTA26.
18
19 2018-10-05 Richard Henderson <rth@twiddle.net>
20
21 * elf/or1k.h (elf_or1k_reloc_type): Add R_OR1K_AHI16,
22 R_OR1K_GOTOFF_AHI16, R_OR1K_TLS_IE_AHI16, R_OR1K_TLS_LE_AHI16,
23 R_OR1K_SLO16, R_OR1K_GOTOFF_SLO16, R_OR1K_TLS_LE_SLO16.
24
25 2018-10-03 Tamar Christina <tamar.christina@arm.com>
26
27 * opcode/aarch64.h (aarch64_inst): Remove.
28 (enum err_type): Add ERR_VFI.
29 (aarch64_is_destructive_by_operands): New.
30 (init_insn_sequence): New.
31 (aarch64_decode_insn): Remove param name.
32
33 2018-10-03 Tamar Christina <tamar.christina@arm.com>
34
35 * opcode/aarch64.h (struct aarch64_opcode): Expand verifiers to take
36 more arguments.
37
38 2018-10-03 Tamar Christina <tamar.christina@arm.com>
39
40 * opcode/aarch64.h (enum err_type): New.
41 (aarch64_decode_insn): Use it.
42
43 2018-10-03 Tamar Christina <tamar.christina@arm.com>
44
45 * opcode/aarch64.h (struct aarch64_instr_sequence): New.
46 (aarch64_opcode_encode): Use it.
47
48 2018-10-03 Tamar Christina <tamar.christina@arm.com>
49
50 * opcode/aarch64.h (struct aarch64_opcode): Add constraints,
51 extend flags field size.
52 (F_SCAN, C_SCAN_MOVPRFX, C_MAX_ELEM): New.
53
54 2018-10-03 John Darrington <john@darrington.wattle.id.au>
55
56 * dis-asm.h (print_insn_s12z): New declaration.
57
58 2018-10-02 Palmer Dabbelt <palmer@sifive.com>
59
60 * opcode/riscv-opc.h (MATCH_FENCE_TSO): New define.
61 (MASK_FENCE_TSO): Likewise.
62
63 2018-10-01 Cupertino Miranda <cmiranda@synopsys.com>
64
65 * arc-reloc.def (ARC_TLS_LE_32): Updated reloc formula.
66
67 2018-09-21 H.J. Lu <hongjiu.lu@intel.com>
68
69 PR binutils/23694
70 * include/elf/internal.h (ELF_SECTION_IN_SEGMENT_1): Don't
71 include zero size sections at start of PT_NOTE segment.
72
73 2018-09-20 Nelson Chu <nelson.chu1990@gmail.com>
74
75 * elf/nds32.h: Remove the unused target features.
76 * dis-asm.h (disassemble_init_nds32): Declared.
77 * elf/nds32.h (E_NDS32_NULL): Removed.
78 (E_NDS32_HAS_DSP_INST, E_NDS32_HAS_ZOL): New.
79 * opcode/nds32.h: Ident.
80 (N32_SUB6, INSN_LW): New macros.
81 (enum n32_opcodes): Updated.
82 * elf/nds32.h: Doc fixes.
83 * elf/nds32.h: Add R_NDS32_LSI.
84 * elf/nds32.h: Add new relocations for TLS.
85
86 2018-09-20 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
87
88 * elf/common.h (AT_SUN_HWCAP): Rename to ...
89 (AT_SUN_CAP_HW1): ... this. Retain old name for backward
90 compatibility.
91 (AT_SUN_EMULATOR, AT_SUN_BRANDNAME, AT_SUN_BRAND_AUX1)
92 (AT_SUN_BRAND_AUX2, AT_SUN_BRAND_AUX3, AT_SUN_CAP_HW2): Define.
93
94 2018-09-05 Simon Marchi <simon.marchi@ericsson.com>
95
96 * diagnostics.h (DIAGNOSTIC_IGNORE_FORMAT_NONLITERAL): New macro.
97
98 2018-08-31 Alan Modra <amodra@gmail.com>
99
100 * elf/ppc64.h (R_PPC64_REL16_HIGH, R_PPC64_REL16_HIGHA),
101 (R_PPC64_REL16_HIGHER, R_PPC64_REL16_HIGHERA),
102 (R_PPC64_REL16_HIGHEST, R_PPC64_REL16_HIGHESTA): Define.
103 (R_PPC64_LO_DS_OPT, R_PPC64_16DX_HA): Bump value.
104
105 2018-08-30 Kito Cheng <kito@andestech.com>
106
107 * opcode/riscv.h (MAX_SUBSET_NUM): New.
108 (riscv_opcode): Add xlen_requirement field and change type of
109 subset.
110
111 2018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
112
113 * elf/mips.h (E_MIPS_MACH_XXX): New E_MIPS_MACH_GS264E.
114 * opcode/mips.h (CPU_XXX): New CPU_GS264E.
115
116 2018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
117
118 * elf/mips.h (E_MIPS_MACH_XXX): New E_MIPS_MACH_GS464E.
119 * opcode/mips.h (CPU_XXX): New CPU_GS464E.
120
121 2018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
122
123 * elf/mips.h (E_MIPS_MACH_XXX): Rename E_MIPS_MACH_LS3A to
124 E_MIPS_MACH_GS464.
125 (AFL_EXT_XXX): Delete AFL_EXT_LOONGSON_3A.
126 * opcode/mips.h (INSN_XXX): Delete INSN_LOONGSON_3A.
127 (CPU_XXX): Rename CPU_LOONGSON_3A to CPU_GS464.
128 * opcode/mips.h (mips_isa_table): Delete CPU_LOONGSON_3A case.
129
130 2018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
131
132 * elf/mips.h (AFL_ASE_LOONGSON_EXT2): New macro.
133 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_EXT2.
134 * opcode/mips.h (ASE_LOONGSON_EXT2): New macro.
135
136 2018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
137
138 * elf/mips.h (AFL_ASE_LOONGSON_EXT): New macro.
139 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_EXT.
140 * opcode/mips.h (ASE_LOONGSON_EXT): New macro.
141
142 2018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
143
144 * elf/mips.h (AFL_ASE_LOONGSON_CAM): New macro.
145 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_CAM.
146 * opcode/mips.h (ASE_LOONGSON_CAM): New macro.
147
148 2018-08-24 H.J. Lu <hongjiu.lu@intel.com>
149
150 * elf/common.h (GNU_PROPERTY_X86_ISA_1_USED): Renamed to ...
151 (GNU_PROPERTY_X86_COMPAT_ISA_1_USED): This.
152 (GNU_PROPERTY_X86_ISA_1_NEEDED): Renamed to ...
153 (GNU_PROPERTY_X86_COMPAT_ISA_1_NEEDED): This.
154 (GNU_PROPERTY_X86_ISA_1_XXX): Renamed to ...
155 (GNU_PROPERTY_X86_COMPAT_ISA_1_XXX): This.
156 (GNU_PROPERTY_X86_UINT32_AND_LO): New.
157 (GNU_PROPERTY_X86_UINT32_AND_HI): Likewise.
158 (GNU_PROPERTY_X86_UINT32_OR_LO): Likewise.
159 (GNU_PROPERTY_X86_UINT32_OR_HI): Likewise.
160 (GNU_PROPERTY_X86_UINT32_OR_AND_LO): Likewise.
161 (GNU_PROPERTY_X86_UINT32_OR_AND_HI): Likewise.
162 (GNU_PROPERTY_X86_ISA_1_CMOV): Likewise.
163 (GNU_PROPERTY_X86_ISA_1_SSE): Likewise.
164 (GNU_PROPERTY_X86_ISA_1_SSE2): Likewise.
165 (GNU_PROPERTY_X86_ISA_1_SSE3): Likewise.
166 (GNU_PROPERTY_X86_ISA_1_SSSE3): Likewise.
167 (GNU_PROPERTY_X86_ISA_1_SSE4_1): Likewise.
168 (GNU_PROPERTY_X86_ISA_1_SSE4_2): Likewise.
169 (GNU_PROPERTY_X86_ISA_1_AVX): Likewise.
170 (GNU_PROPERTY_X86_ISA_1_AVX2): Likewise.
171 (GNU_PROPERTY_X86_ISA_1_FMA): Likewise.
172 (GNU_PROPERTY_X86_ISA_1_AVX512F): Likewise.
173 (GNU_PROPERTY_X86_ISA_1_AVX512CD): Likewise.
174 (GNU_PROPERTY_X86_ISA_1_AVX512ER): Likewise.
175 (GNU_PROPERTY_X86_ISA_1_AVX512PF): Likewise.
176 (GNU_PROPERTY_X86_ISA_1_AVX512VL): Likewise.
177 (GNU_PROPERTY_X86_ISA_1_AVX512DQ): Likewise.
178 (GNU_PROPERTY_X86_ISA_1_AVX512BW): Likewise.
179 (GNU_PROPERTY_X86_ISA_1_AVX512_4FMAPS): Likewise.
180 (GNU_PROPERTY_X86_ISA_1_AVX512_4VNNIW): Likewise.
181 (GNU_PROPERTY_X86_ISA_1_AVX512_BITALG): Likewise.
182 (GNU_PROPERTY_X86_ISA_1_AVX512_IFMA): Likewise.
183 (GNU_PROPERTY_X86_ISA_1_AVX512_VBMI): Likewise.
184 (GNU_PROPERTY_X86_ISA_1_AVX512_VBMI2): Likewise.
185 (GNU_PROPERTY_X86_ISA_1_AVX512_VNNI): Likewise.
186 (GNU_PROPERTY_X86_FEATURE_2_X86): Likewise.
187 (GNU_PROPERTY_X86_FEATURE_2_X87): Likewise.
188 (GNU_PROPERTY_X86_FEATURE_2_MMX): Likewise.
189 (GNU_PROPERTY_X86_FEATURE_2_XMM): Likewise.
190 (GNU_PROPERTY_X86_FEATURE_2_YMM): Likewise.
191 (GNU_PROPERTY_X86_FEATURE_2_ZMM): Likewise.
192 (GNU_PROPERTY_X86_FEATURE_2_FXSR): Likewise.
193 (GNU_PROPERTY_X86_FEATURE_2_XSAVE): Likewise.
194 (GNU_PROPERTY_X86_FEATURE_2_XSAVEOPT): Likewise.
195 (GNU_PROPERTY_X86_FEATURE_2_XSAVEC): Likewise.
196 (GNU_PROPERTY_X86_FEATURE_1_AND): Updated to
197 (GNU_PROPERTY_X86_UINT32_AND_LO + 0).
198 (GNU_PROPERTY_X86_ISA_1_NEEDED): Defined to
199 (GNU_PROPERTY_X86_UINT32_OR_LO + 0).
200 (GNU_PROPERTY_X86_FEATURE_2_NEEDED): New. Defined to
201 (GNU_PROPERTY_X86_UINT32_OR_LO + 1).
202 (GNU_PROPERTY_X86_ISA_1_USED): Defined to
203 (GNU_PROPERTY_X86_UINT32_OR_AND_LO + 0).
204 (GNU_PROPERTY_X86_FEATURE_2_USED): New. Defined to
205 (GNU_PROPERTY_X86_UINT32_OR_AND_LO + 1).
206
207 2018-08-24 H.J. Lu <hongjiu.lu@intel.com>
208
209 * elf/common.h (GNU_PROPERTY_X86_UINT32_VALID): New.
210
211 2018-08-21 John Darrington <john@darrington.wattle.id.au>
212
213 * elf/s12z.h: Rename R_S12Z_UKNWN_3 to R_S12Z_EXT18.
214
215 2018-08-21 Alan Modra <amodra@gmail.com>
216
217 * opcode/ppc.h (struct powerpc_operand): Correct "insert" comment.
218 Mention use of "extract" function to provide default value.
219 (PPC_OPERAND_OPTIONAL_VALUE): Delete.
220 (ppc_optional_operand_value): Rewrite to use extract function.
221
222 2018-08-18 John Darrington <john@darrington.wattle.id.au>
223
224 * opcode/s12z.h: New file.
225
226 2018-08-09 Richard Earnshaw <rearnsha@arm.com>
227
228 * elf/arm.h: Updated comments for e_flags definitions.
229
230 2018-08-06 Claudiu Zissulescu <claziss@synopsys.com>
231
232 * elf/arc.h (Tag_ARC_ATR_version): New tag.
233
234 2018-08-06 Claudiu Zissulescu <claziss@synopsys.com>
235
236 * opcode/arc.h (ARC_OPCODE_ARCV1): Define.
237
238 2018-08-01 Richard Earnshaw <rearnsha@arm.com>
239
240 Copy over from GCC
241 2018-07-26 Martin Liska <mliska@suse.cz>
242
243 PR lto/86548
244 * libiberty.h (make_temp_file_with_prefix): New function.
245
246 2018-07-30 Jim Wilson <jimw@sifive.com>
247
248 * opcode/riscv.h (INSN_TYPE, INSN_BRANCH, INSN_CONDBRANCH, INSN_JSR)
249 (INSN_DREF, INSN_DATA_SIZE, INSN_DATA_SIZE_SHIFT, INSN_1_BYTE)
250 (INSN_2_BYTE, INSN_4_BYTE, INSN_8_BYTE, INSN_16_BYTE): New.
251
252 2018-07-30 Andrew Jenner <andrew@codesourcery.com>
253
254 * elf/common.h (EM_CSKY, EM_CSKY_OLD): Define.
255 * elf/csky.h: New file.
256
257 2018-07-27 Chenghua Xu <paul.hua.gm@gmail.com>
258 Maciej W. Rozycki <macro@linux-mips.org>
259
260 * elf/mips.h (AFL_ASE_MASK): Correct typo.
261
262 2018-07-26 Alex Chadwick <Alex.Chadwick@cl.cam.ac.uk>
263
264 * opcode/ppc.h (PPC_OPCODE_750): Adjust comment.
265
266 2018-07-26 Alan Modra <amodra@gmail.com>
267
268 * elf/ppc64.h: Specify byte offset to local entry for values
269 of two to six in STO_PPC64_LOCAL_MASK. Clarify r2 return
270 value for such functions when entering via global entry point.
271 Specify meaning of a value of one in STO_PPC64_LOCAL_MASK.
272
273 2018-07-24 Alan Modra <amodra@gmail.com>
274
275 PR 23430
276 * elf/common.h (SHT_SYMTAB_SHNDX): Fix comment typo.
277
278 2018-07-20 Chenghua Xu <paul.hua.gm@gmail.com>
279 Maciej W. Rozycki <macro@mips.com>
280
281 * elf/mips.h (AFL_ASE_MMI): New macro.
282 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_MMI.
283 * opcode/mips.h (ASE_LOONGSON_MMI): New macro.
284
285 2018-07-17 Maciej W. Rozycki <macro@mips.com>
286
287 * bfdlink.h (bfd_link_hash_entry): Add `rel_from_abs' member.
288
289 2018-07-06 Alan Modra <amodra@gmail.com>
290
291 * diagnostics.h: Comment on macro usage.
292
293 2018-07-05 Simon Marchi <simon.marchi@polymtl.ca>
294
295 * diagnostics.h (DIAGNOSTIC_IGNORE_DEPRECATED_DECLARATIONS):
296 Define for clang.
297
298 2018-07-02 Maciej W. Rozycki <macro@mips.com>
299
300 PR tdep/8282
301 * dis-asm.h (disasm_option_arg_t): New typedef.
302 (disasm_options_and_args_t): Likewise.
303 (disasm_options_t): Add `arg' member, document members.
304 (disassembler_options_mips): New prototype.
305 (disassembler_options_arm, disassembler_options_powerpc)
306 (disassembler_options_s390): Update prototypes.
307
308 2018-06-29 Tamar Christina <tamar.christina@arm.com>
309
310 PR binutils/23192
311 *opcode/aarch64.h (aarch64_opnd): Add AARCH64_OPND_Em16.
312
313 2018-06-26 Alan Modra <amodra@gmail.com>
314
315 * elf/internal.h (ELF_SECTION_IN_SEGMENT): Revert last change.
316
317 2018-06-24 Nick Clifton <nickc@redhat.com>
318
319 2.31 branch created.
320
321 2018-06-21 Alan Hayward <alan.hayward@arm.com>
322
323 * elf/internal.h (ELF_SECTION_IN_SEGMENT): Don’t check addresses
324 for non SHT_NOBITS.
325
326 2018-06-19 Simon Marchi <simon.marchi@ericsson.com>
327
328 Sync with GCC
329
330 2018-05-24 Tom Rix <trix@juniper.net>
331
332 * dwarf2.def (DW_FORM_strx*, DW_FORM_addrx*): New.
333
334 2017-11-20 Kito Cheng <kito.cheng@gmail.com>
335
336 * longlong.h [__riscv] (__umulsidi3): Define.
337 [__riscv] (umul_ppmm): Likewise.
338 [__riscv] (__muluw3): Likewise.
339
340 2018-06-14 Faraz Shahbazker <Faraz.Shahbazker@mips.com>
341
342 * elf/mips.h (AFL_ASE_GINV, AFL_ASE_RESERVED1): New macros.
343 (AFL_ASE_MASK): Update to include AFL_ASE_GINV.
344 * opcode/mips.h: Document "+\" operand format.
345 (ASE_GINV): New macro.
346
347 2018-06-13 Scott Egerton <scott.egerton@imgtec.com>
348 Faraz Shahbazker <Faraz.Shahbazker@mips.com>
349
350 * elf/mips.h (AFL_ASE_CRC): New macro.
351 (AFL_ASE_MASK): Update to include AFL_ASE_CRC.
352 * opcode/mips.h (ASE_CRC): New macro.
353 * opcode/mips.h (ASE_CRC64): Likewise.
354
355 2018-06-04 Max Filippov <jcmvbkbc@gmail.com>
356
357 * elf/xtensa.h (xtensa_read_table_entries)
358 (xtensa_compute_fill_extra_space): New declarations.
359
360 2018-06-04 H.J. Lu <hongjiu.lu@intel.com>
361
362 * diagnostics.h (DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION): Always
363 define for GCC.
364
365 2018-06-04 H.J. Lu <hongjiu.lu@intel.com>
366
367 * diagnostics.h (DIAGNOSTIC_STRINGIFY_1): New.
368 (DIAGNOSTIC_STRINGIFY): Likewise.
369 (DIAGNOSTIC_IGNORE): Replace STRINGIFY with DIAGNOSTIC_STRINGIFY.
370 (DIAGNOSTIC_IGNORE_SELF_MOVE): Define empty if not defined.
371 (DIAGNOSTIC_IGNORE_DEPRECATED_REGISTER): Likewise.
372 (DIAGNOSTIC_IGNORE_UNUSED_FUNCTION): Likewise.
373 (DIAGNOSTIC_IGNORE_SWITCH_DIFFERENT_ENUM_TYPES): Likewise.
374 (DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION): New.
375
376 2018-06-01 H.J. Lu <hongjiu.lu@intel.com>
377
378 * diagnostics.h: Moved from ../gdb/common/diagnostics.h.
379
380 2018-05-28 Bernd Edlinger <bernd.edlinger@hotmail.de>
381
382 * splay-tree.h (splay_tree_compare_strings,
383 splay_tree_delete_pointers): Declare new utility functions.
384
385 2018-05-21 Peter Bergner <bergner@vnet.ibm.com.com>
386
387 * opcode/ppc.h (PPC_OPERAND_FAKE): Delete macro.
388
389 2018-05-18 Kito Cheng <kito.cheng@gmail.com>
390
391 * elf/riscv.h (EF_RISCV_RVE): New define.
392
393 2018-05-18 John Darrington <john@darrington.wattle.id.au>
394
395 * elf/s12z.h: New header.
396
397 2018-05-15 Tamar Christina <tamar.christina@arm.com>
398
399 PR binutils/21446
400 * opcode/aarch64.h (F_SYS_READ, F_SYS_WRITE): New.
401
402 2018-05-15 Tamar Christina <tamar.christina@arm.com>
403
404 PR binutils/21446
405 * opcode/aarch64.h (aarch64_operand_error): Add non_fatal.
406 (aarch64_print_operand): Support notes.
407
408 2018-05-15 Tamar Christina <tamar.christina@arm.com>
409
410 PR binutils/21446
411 * opcode/aarch64.h (aarch64_opnd_info): Change sysreg to struct.
412 (aarch64_decode_insn): Accept error struct.
413
414 2018-05-15 Francois H. Theron <francois.theron@netronome.com>
415
416 * opcode/nfp.h: Use uint64_t instead of bfd_vma.
417
418 2018-05-10 John Darrington <john@darrington.wattle.id.au>
419
420 * elf/common.h (EM_S12Z): New macro.
421
422 2018-05-09 Sebastian Rasmussen <sebras@gmail.com>
423
424 * mach-o/unwind.h (MACH_O_UNWIND_X86_64_RBP_FRAME_REGISTERS):
425 Rename from MACH_O_UNWIND_X86_64_RBP_FRAME_REGSITERS.
426 (MACH_O_UNWIND_X86_EBP_FRAME_REGISTERS): Rename from
427 MACH_O_UNWIND_X86_EBP_FRAME_REGSITERS.
428
429 2018-05-08 Jim Wilson <jimw@sifive.com>
430
431 * opcode/riscv-opc.h (MATCH_C_SRLI64, MASK_C_SRLI64): New.
432 (MATCH_C_SRAI64, MASK_C_SRAI64): New.
433 (MATCH_C_SLLI64, MASK_C_SLLI64): New.
434
435 2018-05-07 Peter Bergner <bergner@vnet.ibm.com.com>
436
437 * opcode/ppc.h (powerpc_num_opcodes): Change type to unsigned.
438 (vle_num_opcodes): Likewise.
439 (spe2_num_opcodes): Likewise.
440
441 2018-05-04 Alan Modra <amodra@gmail.com>
442
443 * ansidecl.h: Import from gcc.
444 * coff/internal.h (struct internal_scnhdr): Add ATTRIBUTE_NONSTRING
445 to s_name.
446 (struct internal_syment): Add ATTRIBUTE_NONSTRING to _n_name.
447
448 2018-04-30 Francois H. Theron <francois.theron@netronome.com>
449
450 * dis-asm.h: Added print_nfp_disassembler_options prototype.
451 * elf/common.h: Added EM_NFP, officially assigned. See Google Group
452 Generic System V Application Binary Interface.
453 * elf/nfp.h: New, for NFP support.
454 * opcode/nfp.h: New, for NFP support.
455
456 2018-04-25 Christophe Lyon <christophe.lyon@st.com>
457 Mickaël Guêné <mickael.guene@st.com>
458
459 * elf/arm.h: Add R_ARM_TLS_GD32_FDPIC, R_ARM_TLS_LDM32_FDPIC,
460 R_ARM_TLS_IE32_FDPIC.
461
462 2018-04-25 Christophe Lyon <christophe.lyon@st.com>
463 Mickaël Guêné <mickael.guene@st.com>
464
465 * elf/arm.h (R_ARM_GOTFUNCDESC, R_ARM_GOTOFFFUNCDESC)
466 (R_ARM_FUNCDESC)
467 (R_ARM_FUNCDESC_VALUE): Define new relocations.
468
469 2018-04-25 Christophe Lyon <christophe.lyon@st.com>
470 Mickaël Guêné <mickael.guene@st.com>
471
472 * elf/arm.h (EF_ARM_FDPIC): New.
473
474 2018-04-18 Alan Modra <amodra@gmail.com>
475
476 * coff/mipspe.h: Delete.
477
478 2018-04-18 Alan Modra <amodra@gmail.com>
479
480 * aout/dynix3.h: Delete.
481
482 2018-04-17 Andrew Sadek <andrew.sadek.se@gmail.com>
483
484 Microblaze Target: PIC data text relative
485
486 * bfdlink.h (Add flag): Add new flag @ 'bfd_link_info' struct.
487 * elf/microblaze.h (Add 3 new relocations):
488 R_MICROBLAZE_TEXTPCREL_64, R_MICROBLAZE_TEXTREL_64
489 and R_MICROBLAZE_TEXTREL_32_LO for relax function.
490
491 2018-04-17 Alan Modra <amodra@gmail.com>
492
493 * elf/i370.h: Revert removal.
494 * elf/i860.h: Likewise.
495 * elf/i960.h: Likewise.
496
497 2018-04-16 Alan Modra <amodra@gmail.com>
498
499 * coff/sparc.h: Delete.
500
501 2018-04-16 Alan Modra <amodra@gmail.com>
502
503 * aout/host.h: Remove m68k-aout and m68k-coff support.
504 * aout/hp300hpux.h: Delete.
505 * coff/apollo.h: Delete.
506 * coff/aux-coff.h: Delete.
507 * coff/m68k.h: Delete.
508
509 2018-04-16 Alan Modra <amodra@gmail.com>
510
511 * dis-asm.h: Remove sh5 and sh64 support.
512
513 2018-04-16 Alan Modra <amodra@gmail.com>
514
515 * coff/internal.h: Remove w65 support.
516 * coff/w65.h: Delete.
517
518 2018-04-16 Alan Modra <amodra@gmail.com>
519
520 * coff/we32k.h: Delete.
521
522 2018-04-16 Alan Modra <amodra@gmail.com>
523
524 * coff/internal.h: Remove m88k support.
525 * coff/m88k.h: Delete.
526 * opcode/m88k.h: Delete.
527
528 2018-04-16 Alan Modra <amodra@gmail.com>
529
530 * elf/i370.h: Delete.
531 * opcode/i370.h: Delete.
532
533 2018-04-16 Alan Modra <amodra@gmail.com>
534
535 * coff/h8500.h: Delete.
536 * coff/internal.h: Remove h8500 support.
537
538 2018-04-16 Alan Modra <amodra@gmail.com>
539
540 * coff/h8300.h: Delete.
541
542 2018-04-16 Alan Modra <amodra@gmail.com>
543
544 * ieee.h: Delete.
545
546 2018-04-16 Alan Modra <amodra@gmail.com>
547
548 * aout/host.h: Remove newsos3 support.
549
550 2018-04-16 Alan Modra <amodra@gmail.com>
551
552 * nlm/ChangeLog-9315: Delete.
553 * nlm/alpha-ext.h: Delete.
554 * nlm/common.h: Delete.
555 * nlm/external.h: Delete.
556 * nlm/i386-ext.h: Delete.
557 * nlm/internal.h: Delete.
558 * nlm/ppc-ext.h: Delete.
559 * nlm/sparc32-ext.h: Delete.
560
561 2018-04-16 Alan Modra <amodra@gmail.com>
562
563 * opcode/tahoe.h: Delete.
564
565 2018-04-11 Alan Modra <amodra@gmail.com>
566
567 * aout/adobe.h: Delete.
568 * aout/reloc.h: Delete.
569 * coff/i860.h: Delete.
570 * coff/i960.h: Delete.
571 * elf/i860.h: Delete.
572 * elf/i960.h: Delete.
573 * opcode/i860.h: Delete.
574 * opcode/i960.h: Delete.
575 * aout/aout64.h (enum reloc_type): Trim off 29k and other unused values.
576 * aout/ar.h (ARMAGB): Remove.
577 * coff/internal.h (struct internal_aouthdr, struct internal_scnhdr,
578 union internal_auxent): Remove i960 support.
579
580 2018-04-09 Alan Modra <amodra@gmail.com>
581
582 * elf/ppc.h (R_PPC_PLTSEQ, R_PPC_PLTCALL): Define.
583 * elf/ppc64.h (R_PPC64_PLTSEQ, R_PPC64_PLTCALL): Define.
584
585 2018-03-28 Renlin Li <renlin.li@arm.com>
586
587 PR ld/22970
588 * elf/aarch64.h: Add relocation number for
589 R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12,
590 R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12_NC,
591 R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12,
592 R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12_NC,
593 R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12,
594 R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12_NC,
595 R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12,
596 R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12_NC.
597
598 2018-03-28 Nick Clifton <nickc@redhat.com>
599
600 PR 22988
601 * opcode/aarch64.h (enum aarch64_opnd): Add
602 AARCH64_OPND_SVE_ADDR_R.
603
604 2018-03-21 H.J. Lu <hongjiu.lu@intel.com>
605
606 * elf/common.h (DF_1_KMOD): New.
607 (DF_1_WEAKFILTER): Likewise.
608 (DF_1_NOCOMMON): Likewise.
609
610 2018-03-14 Kito Cheng <kito.cheng@gmail.com>
611
612 * opcode/riscv.h (OP_MASK_FUNCT3): New.
613 (OP_SH_FUNCT3): Likewise.
614 (OP_MASK_FUNCT7): Likewise.
615 (OP_SH_FUNCT7): Likewise.
616 (OP_MASK_OP2): Likewise.
617 (OP_SH_OP2): Likewise.
618 (OP_MASK_CFUNCT4): Likewise.
619 (OP_SH_CFUNCT4): Likewise.
620 (OP_MASK_CFUNCT3): Likewise.
621 (OP_SH_CFUNCT3): Likewise.
622 (riscv_insn_types): Likewise.
623
624 2018-03-13 Nick Clifton <nickc@redhat.com>
625
626 PR 22113
627 * coff/pe.h (struct pex64_unwind_info): Add a rawUnwindCodesEnd
628 field.
629
630 2018-03-08 H.J. Lu <hongjiu.lu@intel.com>
631
632 * opcode/i386 (OLDGCC_COMPAT): Removed.
633
634 2018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
635
636 * opcode/arm.h (ARM_FEATURE_COPY): Remove macro definition.
637
638 2018-02-20 Maciej W. Rozycki <macro@mips.com>
639
640 * opcode/mips.h: Remove `M' operand code.
641
642 2018-02-12 Zebediah Figura <z.figura12@gmail.com>
643
644 * coff/msdos.h: New header.
645 * coff/pe.h: Move common defines to msdos.h.
646 * coff/powerpc.h: Likewise.
647
648 2018-01-13 Nick Clifton <nickc@redhat.com>
649
650 2.30 branch created.
651
652 2018-01-11 H.J. Lu <hongjiu.lu@intel.com>
653
654 PR ld/22393
655 * bfdlink.h (bfd_link_info): Add separate_code.
656
657 2018-01-04 Jim Wilson <jimw@sifive.com>
658
659 * opcode/riscv-opc.h (CSR_SBADADDR): Rename to CSR_STVAL. Rename
660 DECLARE_CSR entry. Add alias to map sbadaddr to CSR_STVAL.
661 (CSR_MBADADDR): Rename to CSR_MTVAL. Rename DECLARE_CSR entry.
662 Add alias to map mbadaddr to CSR_MTVAL.
663
664 2018-01-03 Alan Modra <amodra@gmail.com>
665
666 Update year range in copyright notice of all files.
667
668 For older changes see ChangeLog-2017
669 \f
670 Copyright (C) 2018 Free Software Foundation, Inc.
671
672 Copying and distribution of this file, with or without modification,
673 are permitted in any medium without royalty provided the copyright
674 notice and this notice are preserved.
675
676 Local Variables:
677 mode: change-log
678 left-margin: 8
679 fill-column: 74
680 version-control: never
681 End:
This page took 0.051145 seconds and 4 git commands to generate.