projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branches 'cxgb4', 'ipoib', 'iser', 'misc', 'mlx4', 'qib' and 'srp' into for...
[deliverable/linux.git] / include / linux / mlx4 / device.h
1 /*
2 * Copyright (c) 2006, 2007 Cisco Systems, Inc. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
33 #ifndef MLX4_DEVICE_H
34 #define MLX4_DEVICE_H
35
36 #include <linux/pci.h>
37 #include <linux/completion.h>
38 #include <linux/radix-tree.h>
39 #include <linux/cpu_rmap.h>
40
41 #include <linux/atomic.h>
42
43 #define MAX_MSIX_P_PORT 17
44 #define MAX_MSIX 64
45 #define MSIX_LEGACY_SZ 4
46 #define MIN_MSIX_P_PORT 5
47
48 enum {
49 MLX4_FLAG_MSI_X = 1 << 0,
50 MLX4_FLAG_OLD_PORT_CMDS = 1 << 1,
51 MLX4_FLAG_MASTER = 1 << 2,
52 MLX4_FLAG_SLAVE = 1 << 3,
53 MLX4_FLAG_SRIOV = 1 << 4,
54 };
55
56 enum {
57 MLX4_PORT_CAP_IS_SM = 1 << 1,
58 MLX4_PORT_CAP_DEV_MGMT_SUP = 1 << 19,
59 };
60
61 enum {
62 MLX4_MAX_PORTS = 2,
63 MLX4_MAX_PORT_PKEYS = 128
64 };
65
66 /* base qkey for use in sriov tunnel-qp/proxy-qp communication.
67 * These qkeys must not be allowed for general use. This is a 64k range,
68 * and to test for violation, we use the mask (protect against future chg).
69 */
70 #define MLX4_RESERVED_QKEY_BASE (0xFFFF0000)
71 #define MLX4_RESERVED_QKEY_MASK (0xFFFF0000)
72
73 enum {
74 MLX4_BOARD_ID_LEN = 64
75 };
76
77 enum {
78 MLX4_MAX_NUM_PF = 16,
79 MLX4_MAX_NUM_VF = 64,
80 MLX4_MFUNC_MAX = 80,
81 MLX4_MAX_EQ_NUM = 1024,
82 MLX4_MFUNC_EQ_NUM = 4,
83 MLX4_MFUNC_MAX_EQES = 8,
84 MLX4_MFUNC_EQE_MASK = (MLX4_MFUNC_MAX_EQES - 1)
85 };
86
87 /* Driver supports 3 diffrent device methods to manage traffic steering:
88 * -device managed - High level API for ib and eth flow steering. FW is
89 * managing flow steering tables.
90 * - B0 steering mode - Common low level API for ib and (if supported) eth.
91 * - A0 steering mode - Limited low level API for eth. In case of IB,
92 * B0 mode is in use.
93 */
94 enum {
95 MLX4_STEERING_MODE_A0,
96 MLX4_STEERING_MODE_B0,
97 MLX4_STEERING_MODE_DEVICE_MANAGED
98 };
99
100 static inline const char *mlx4_steering_mode_str(int steering_mode)
101 {
102 switch (steering_mode) {
103 case MLX4_STEERING_MODE_A0:
104 return "A0 steering";
105
106 case MLX4_STEERING_MODE_B0:
107 return "B0 steering";
108
109 case MLX4_STEERING_MODE_DEVICE_MANAGED:
110 return "Device managed flow steering";
111
112 default:
113 return "Unrecognize steering mode";
114 }
115 }
116
117 enum {
118 MLX4_DEV_CAP_FLAG_RC = 1LL << 0,
119 MLX4_DEV_CAP_FLAG_UC = 1LL << 1,
120 MLX4_DEV_CAP_FLAG_UD = 1LL << 2,
121 MLX4_DEV_CAP_FLAG_XRC = 1LL << 3,
122 MLX4_DEV_CAP_FLAG_SRQ = 1LL << 6,
123 MLX4_DEV_CAP_FLAG_IPOIB_CSUM = 1LL << 7,
124 MLX4_DEV_CAP_FLAG_BAD_PKEY_CNTR = 1LL << 8,
125 MLX4_DEV_CAP_FLAG_BAD_QKEY_CNTR = 1LL << 9,
126 MLX4_DEV_CAP_FLAG_DPDP = 1LL << 12,
127 MLX4_DEV_CAP_FLAG_BLH = 1LL << 15,
128 MLX4_DEV_CAP_FLAG_MEM_WINDOW = 1LL << 16,
129 MLX4_DEV_CAP_FLAG_APM = 1LL << 17,
130 MLX4_DEV_CAP_FLAG_ATOMIC = 1LL << 18,
131 MLX4_DEV_CAP_FLAG_RAW_MCAST = 1LL << 19,
132 MLX4_DEV_CAP_FLAG_UD_AV_PORT = 1LL << 20,
133 MLX4_DEV_CAP_FLAG_UD_MCAST = 1LL << 21,
134 MLX4_DEV_CAP_FLAG_IBOE = 1LL << 30,
135 MLX4_DEV_CAP_FLAG_UC_LOOPBACK = 1LL << 32,
136 MLX4_DEV_CAP_FLAG_FCS_KEEP = 1LL << 34,
137 MLX4_DEV_CAP_FLAG_WOL_PORT1 = 1LL << 37,
138 MLX4_DEV_CAP_FLAG_WOL_PORT2 = 1LL << 38,
139 MLX4_DEV_CAP_FLAG_UDP_RSS = 1LL << 40,
140 MLX4_DEV_CAP_FLAG_VEP_UC_STEER = 1LL << 41,
141 MLX4_DEV_CAP_FLAG_VEP_MC_STEER = 1LL << 42,
142 MLX4_DEV_CAP_FLAG_COUNTERS = 1LL << 48,
143 MLX4_DEV_CAP_FLAG_SENSE_SUPPORT = 1LL << 55,
144 MLX4_DEV_CAP_FLAG_PORT_MNG_CHG_EV = 1LL << 59,
145 MLX4_DEV_CAP_FLAG_64B_EQE = 1LL << 61,
146 MLX4_DEV_CAP_FLAG_64B_CQE = 1LL << 62
147 };
148
149 enum {
150 MLX4_DEV_CAP_FLAG2_RSS = 1LL << 0,
151 MLX4_DEV_CAP_FLAG2_RSS_TOP = 1LL << 1,
152 MLX4_DEV_CAP_FLAG2_RSS_XOR = 1LL << 2,
153 MLX4_DEV_CAP_FLAG2_FS_EN = 1LL << 3,
154 MLX4_DEV_CAP_FLAGS2_REASSIGN_MAC_EN = 1LL << 4
155 };
156
157 enum {
158 MLX4_DEV_CAP_64B_EQE_ENABLED = 1LL << 0,
159 MLX4_DEV_CAP_64B_CQE_ENABLED = 1LL << 1
160 };
161
162 enum {
163 MLX4_USER_DEV_CAP_64B_CQE = 1L << 0
164 };
165
166 enum {
167 MLX4_FUNC_CAP_64B_EQE_CQE = 1L << 0
168 };
169
170
171 #define MLX4_ATTR_EXTENDED_PORT_INFO cpu_to_be16(0xff90)
172
173 enum {
174 MLX4_BMME_FLAG_WIN_TYPE_2B = 1 << 1,
175 MLX4_BMME_FLAG_LOCAL_INV = 1 << 6,
176 MLX4_BMME_FLAG_REMOTE_INV = 1 << 7,
177 MLX4_BMME_FLAG_TYPE_2_WIN = 1 << 9,
178 MLX4_BMME_FLAG_RESERVED_LKEY = 1 << 10,
179 MLX4_BMME_FLAG_FAST_REG_WR = 1 << 11,
180 };
181
182 enum mlx4_event {
183 MLX4_EVENT_TYPE_COMP = 0x00,
184 MLX4_EVENT_TYPE_PATH_MIG = 0x01,
185 MLX4_EVENT_TYPE_COMM_EST = 0x02,
186 MLX4_EVENT_TYPE_SQ_DRAINED = 0x03,
187 MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE = 0x13,
188 MLX4_EVENT_TYPE_SRQ_LIMIT = 0x14,
189 MLX4_EVENT_TYPE_CQ_ERROR = 0x04,
190 MLX4_EVENT_TYPE_WQ_CATAS_ERROR = 0x05,
191 MLX4_EVENT_TYPE_EEC_CATAS_ERROR = 0x06,
192 MLX4_EVENT_TYPE_PATH_MIG_FAILED = 0x07,
193 MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR = 0x10,
194 MLX4_EVENT_TYPE_WQ_ACCESS_ERROR = 0x11,
195 MLX4_EVENT_TYPE_SRQ_CATAS_ERROR = 0x12,
196 MLX4_EVENT_TYPE_LOCAL_CATAS_ERROR = 0x08,
197 MLX4_EVENT_TYPE_PORT_CHANGE = 0x09,
198 MLX4_EVENT_TYPE_EQ_OVERFLOW = 0x0f,
199 MLX4_EVENT_TYPE_ECC_DETECT = 0x0e,
200 MLX4_EVENT_TYPE_CMD = 0x0a,
201 MLX4_EVENT_TYPE_VEP_UPDATE = 0x19,
202 MLX4_EVENT_TYPE_COMM_CHANNEL = 0x18,
203 MLX4_EVENT_TYPE_FATAL_WARNING = 0x1b,
204 MLX4_EVENT_TYPE_FLR_EVENT = 0x1c,
205 MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT = 0x1d,
206 MLX4_EVENT_TYPE_NONE = 0xff,
207 };
208
209 enum {
210 MLX4_PORT_CHANGE_SUBTYPE_DOWN = 1,
211 MLX4_PORT_CHANGE_SUBTYPE_ACTIVE = 4
212 };
213
214 enum {
215 MLX4_FATAL_WARNING_SUBTYPE_WARMING = 0,
216 };
217
218 enum slave_port_state {
219 SLAVE_PORT_DOWN = 0,
220 SLAVE_PENDING_UP,
221 SLAVE_PORT_UP,
222 };
223
224 enum slave_port_gen_event {
225 SLAVE_PORT_GEN_EVENT_DOWN = 0,
226 SLAVE_PORT_GEN_EVENT_UP,
227 SLAVE_PORT_GEN_EVENT_NONE,
228 };
229
230 enum slave_port_state_event {
231 MLX4_PORT_STATE_DEV_EVENT_PORT_DOWN,
232 MLX4_PORT_STATE_DEV_EVENT_PORT_UP,
233 MLX4_PORT_STATE_IB_PORT_STATE_EVENT_GID_VALID,
234 MLX4_PORT_STATE_IB_EVENT_GID_INVALID,
235 };
236
237 enum {
238 MLX4_PERM_LOCAL_READ = 1 << 10,
239 MLX4_PERM_LOCAL_WRITE = 1 << 11,
240 MLX4_PERM_REMOTE_READ = 1 << 12,
241 MLX4_PERM_REMOTE_WRITE = 1 << 13,
242 MLX4_PERM_ATOMIC = 1 << 14,
243 MLX4_PERM_BIND_MW = 1 << 15,
244 };
245
246 enum {
247 MLX4_OPCODE_NOP = 0x00,
248 MLX4_OPCODE_SEND_INVAL = 0x01,
249 MLX4_OPCODE_RDMA_WRITE = 0x08,
250 MLX4_OPCODE_RDMA_WRITE_IMM = 0x09,
251 MLX4_OPCODE_SEND = 0x0a,
252 MLX4_OPCODE_SEND_IMM = 0x0b,
253 MLX4_OPCODE_LSO = 0x0e,
254 MLX4_OPCODE_RDMA_READ = 0x10,
255 MLX4_OPCODE_ATOMIC_CS = 0x11,
256 MLX4_OPCODE_ATOMIC_FA = 0x12,
257 MLX4_OPCODE_MASKED_ATOMIC_CS = 0x14,
258 MLX4_OPCODE_MASKED_ATOMIC_FA = 0x15,
259 MLX4_OPCODE_BIND_MW = 0x18,
260 MLX4_OPCODE_FMR = 0x19,
261 MLX4_OPCODE_LOCAL_INVAL = 0x1b,
262 MLX4_OPCODE_CONFIG_CMD = 0x1f,
263
264 MLX4_RECV_OPCODE_RDMA_WRITE_IMM = 0x00,
265 MLX4_RECV_OPCODE_SEND = 0x01,
266 MLX4_RECV_OPCODE_SEND_IMM = 0x02,
267 MLX4_RECV_OPCODE_SEND_INVAL = 0x03,
268
269 MLX4_CQE_OPCODE_ERROR = 0x1e,
270 MLX4_CQE_OPCODE_RESIZE = 0x16,
271 };
272
273 enum {
274 MLX4_STAT_RATE_OFFSET = 5
275 };
276
277 enum mlx4_protocol {
278 MLX4_PROT_IB_IPV6 = 0,
279 MLX4_PROT_ETH,
280 MLX4_PROT_IB_IPV4,
281 MLX4_PROT_FCOE
282 };
283
284 enum {
285 MLX4_MTT_FLAG_PRESENT = 1
286 };
287
288 enum mlx4_qp_region {
289 MLX4_QP_REGION_FW = 0,
290 MLX4_QP_REGION_ETH_ADDR,
291 MLX4_QP_REGION_FC_ADDR,
292 MLX4_QP_REGION_FC_EXCH,
293 MLX4_NUM_QP_REGION
294 };
295
296 enum mlx4_port_type {
297 MLX4_PORT_TYPE_NONE = 0,
298 MLX4_PORT_TYPE_IB = 1,
299 MLX4_PORT_TYPE_ETH = 2,
300 MLX4_PORT_TYPE_AUTO = 3
301 };
302
303 enum mlx4_special_vlan_idx {
304 MLX4_NO_VLAN_IDX = 0,
305 MLX4_VLAN_MISS_IDX,
306 MLX4_VLAN_REGULAR
307 };
308
309 enum mlx4_steer_type {
310 MLX4_MC_STEER = 0,
311 MLX4_UC_STEER,
312 MLX4_NUM_STEERS
313 };
314
315 enum {
316 MLX4_NUM_FEXCH = 64 * 1024,
317 };
318
319 enum {
320 MLX4_MAX_FAST_REG_PAGES = 511,
321 };
322
323 enum {
324 MLX4_DEV_PMC_SUBTYPE_GUID_INFO = 0x14,
325 MLX4_DEV_PMC_SUBTYPE_PORT_INFO = 0x15,
326 MLX4_DEV_PMC_SUBTYPE_PKEY_TABLE = 0x16,
327 };
328
329 /* Port mgmt change event handling */
330 enum {
331 MLX4_EQ_PORT_INFO_MSTR_SM_LID_CHANGE_MASK = 1 << 0,
332 MLX4_EQ_PORT_INFO_GID_PFX_CHANGE_MASK = 1 << 1,
333 MLX4_EQ_PORT_INFO_LID_CHANGE_MASK = 1 << 2,
334 MLX4_EQ_PORT_INFO_CLIENT_REREG_MASK = 1 << 3,
335 MLX4_EQ_PORT_INFO_MSTR_SM_SL_CHANGE_MASK = 1 << 4,
336 };
337
338 #define MSTR_SM_CHANGE_MASK (MLX4_EQ_PORT_INFO_MSTR_SM_SL_CHANGE_MASK | \
339 MLX4_EQ_PORT_INFO_MSTR_SM_LID_CHANGE_MASK)
340
341 static inline u64 mlx4_fw_ver(u64 major, u64 minor, u64 subminor)
342 {
343 return (major << 32) | (minor << 16) | subminor;
344 }
345
346 struct mlx4_phys_caps {
347 u32 gid_phys_table_len[MLX4_MAX_PORTS + 1];
348 u32 pkey_phys_table_len[MLX4_MAX_PORTS + 1];
349 u32 num_phys_eqs;
350 u32 base_sqpn;
351 u32 base_proxy_sqpn;
352 u32 base_tunnel_sqpn;
353 };
354
355 struct mlx4_caps {
356 u64 fw_ver;
357 u32 function;
358 int num_ports;
359 int vl_cap[MLX4_MAX_PORTS + 1];
360 int ib_mtu_cap[MLX4_MAX_PORTS + 1];
361 __be32 ib_port_def_cap[MLX4_MAX_PORTS + 1];
362 u64 def_mac[MLX4_MAX_PORTS + 1];
363 int eth_mtu_cap[MLX4_MAX_PORTS + 1];
364 int gid_table_len[MLX4_MAX_PORTS + 1];
365 int pkey_table_len[MLX4_MAX_PORTS + 1];
366 int trans_type[MLX4_MAX_PORTS + 1];
367 int vendor_oui[MLX4_MAX_PORTS + 1];
368 int wavelength[MLX4_MAX_PORTS + 1];
369 u64 trans_code[MLX4_MAX_PORTS + 1];
370 int local_ca_ack_delay;
371 int num_uars;
372 u32 uar_page_size;
373 int bf_reg_size;
374 int bf_regs_per_page;
375 int max_sq_sg;
376 int max_rq_sg;
377 int num_qps;
378 int max_wqes;
379 int max_sq_desc_sz;
380 int max_rq_desc_sz;
381 int max_qp_init_rdma;
382 int max_qp_dest_rdma;
383 u32 *qp0_proxy;
384 u32 *qp1_proxy;
385 u32 *qp0_tunnel;
386 u32 *qp1_tunnel;
387 int num_srqs;
388 int max_srq_wqes;
389 int max_srq_sge;
390 int reserved_srqs;
391 int num_cqs;
392 int max_cqes;
393 int reserved_cqs;
394 int num_eqs;
395 int reserved_eqs;
396 int num_comp_vectors;
397 int comp_pool;
398 int num_mpts;
399 int max_fmr_maps;
400 int num_mtts;
401 int fmr_reserved_mtts;
402 int reserved_mtts;
403 int reserved_mrws;
404 int reserved_uars;
405 int num_mgms;
406 int num_amgms;
407 int reserved_mcgs;
408 int num_qp_per_mgm;
409 int steering_mode;
410 int fs_log_max_ucast_qp_range_size;
411 int num_pds;
412 int reserved_pds;
413 int max_xrcds;
414 int reserved_xrcds;
415 int mtt_entry_sz;
416 u32 max_msg_sz;
417 u32 page_size_cap;
418 u64 flags;
419 u64 flags2;
420 u32 bmme_flags;
421 u32 reserved_lkey;
422 u16 stat_rate_support;
423 u8 port_width_cap[MLX4_MAX_PORTS + 1];
424 int max_gso_sz;
425 int max_rss_tbl_sz;
426 int reserved_qps_cnt[MLX4_NUM_QP_REGION];
427 int reserved_qps;
428 int reserved_qps_base[MLX4_NUM_QP_REGION];
429 int log_num_macs;
430 int log_num_vlans;
431 int log_num_prios;
432 enum mlx4_port_type port_type[MLX4_MAX_PORTS + 1];
433 u8 supported_type[MLX4_MAX_PORTS + 1];
434 u8 suggested_type[MLX4_MAX_PORTS + 1];
435 u8 default_sense[MLX4_MAX_PORTS + 1];
436 u32 port_mask[MLX4_MAX_PORTS + 1];
437 enum mlx4_port_type possible_type[MLX4_MAX_PORTS + 1];
438 u32 max_counters;
439 u8 port_ib_mtu[MLX4_MAX_PORTS + 1];
440 u16 sqp_demux;
441 u32 eqe_size;
442 u32 cqe_size;
443 u8 eqe_factor;
444 u32 userspace_caps; /* userspace must be aware of these */
445 u32 function_caps; /* VFs must be aware of these */
446 };
447
448 struct mlx4_buf_list {
449 void *buf;
450 dma_addr_t map;
451 };
452
453 struct mlx4_buf {
454 struct mlx4_buf_list direct;
455 struct mlx4_buf_list *page_list;
456 int nbufs;
457 int npages;
458 int page_shift;
459 };
460
461 struct mlx4_mtt {
462 u32 offset;
463 int order;
464 int page_shift;
465 };
466
467 enum {
468 MLX4_DB_PER_PAGE = PAGE_SIZE / 4
469 };
470
471 struct mlx4_db_pgdir {
472 struct list_head list;
473 DECLARE_BITMAP(order0, MLX4_DB_PER_PAGE);
474 DECLARE_BITMAP(order1, MLX4_DB_PER_PAGE / 2);
475 unsigned long *bits[2];
476 __be32 *db_page;
477 dma_addr_t db_dma;
478 };
479
480 struct mlx4_ib_user_db_page;
481
482 struct mlx4_db {
483 __be32 *db;
484 union {
485 struct mlx4_db_pgdir *pgdir;
486 struct mlx4_ib_user_db_page *user_page;
487 } u;
488 dma_addr_t dma;
489 int index;
490 int order;
491 };
492
493 struct mlx4_hwq_resources {
494 struct mlx4_db db;
495 struct mlx4_mtt mtt;
496 struct mlx4_buf buf;
497 };
498
499 struct mlx4_mr {
500 struct mlx4_mtt mtt;
501 u64 iova;
502 u64 size;
503 u32 key;
504 u32 pd;
505 u32 access;
506 int enabled;
507 };
508
509 enum mlx4_mw_type {
510 MLX4_MW_TYPE_1 = 1,
511 MLX4_MW_TYPE_2 = 2,
512 };
513
514 struct mlx4_mw {
515 u32 key;
516 u32 pd;
517 enum mlx4_mw_type type;
518 int enabled;
519 };
520
521 struct mlx4_fmr {
522 struct mlx4_mr mr;
523 struct mlx4_mpt_entry *mpt;
524 __be64 *mtts;
525 dma_addr_t dma_handle;
526 int max_pages;
527 int max_maps;
528 int maps;
529 u8 page_shift;
530 };
531
532 struct mlx4_uar {
533 unsigned long pfn;
534 int index;
535 struct list_head bf_list;
536 unsigned free_bf_bmap;
537 void __iomem *map;
538 void __iomem *bf_map;
539 };
540
541 struct mlx4_bf {
542 unsigned long offset;
543 int buf_size;
544 struct mlx4_uar *uar;
545 void __iomem *reg;
546 };
547
548 struct mlx4_cq {
549 void (*comp) (struct mlx4_cq *);
550 void (*event) (struct mlx4_cq *, enum mlx4_event);
551
552 struct mlx4_uar *uar;
553
554 u32 cons_index;
555
556 __be32 *set_ci_db;
557 __be32 *arm_db;
558 int arm_sn;
559
560 int cqn;
561 unsigned vector;
562
563 atomic_t refcount;
564 struct completion free;
565 };
566
567 struct mlx4_qp {
568 void (*event) (struct mlx4_qp *, enum mlx4_event);
569
570 int qpn;
571
572 atomic_t refcount;
573 struct completion free;
574 };
575
576 struct mlx4_srq {
577 void (*event) (struct mlx4_srq *, enum mlx4_event);
578
579 int srqn;
580 int max;
581 int max_gs;
582 int wqe_shift;
583
584 atomic_t refcount;
585 struct completion free;
586 };
587
588 struct mlx4_av {
589 __be32 port_pd;
590 u8 reserved1;
591 u8 g_slid;
592 __be16 dlid;
593 u8 reserved2;
594 u8 gid_index;
595 u8 stat_rate;
596 u8 hop_limit;
597 __be32 sl_tclass_flowlabel;
598 u8 dgid[16];
599 };
600
601 struct mlx4_eth_av {
602 __be32 port_pd;
603 u8 reserved1;
604 u8 smac_idx;
605 u16 reserved2;
606 u8 reserved3;
607 u8 gid_index;
608 u8 stat_rate;
609 u8 hop_limit;
610 __be32 sl_tclass_flowlabel;
611 u8 dgid[16];
612 u32 reserved4[2];
613 __be16 vlan;
614 u8 mac[6];
615 };
616
617 union mlx4_ext_av {
618 struct mlx4_av ib;
619 struct mlx4_eth_av eth;
620 };
621
622 struct mlx4_counter {
623 u8 reserved1[3];
624 u8 counter_mode;
625 __be32 num_ifc;
626 u32 reserved2[2];
627 __be64 rx_frames;
628 __be64 rx_bytes;
629 __be64 tx_frames;
630 __be64 tx_bytes;
631 };
632
633 struct mlx4_dev {
634 struct pci_dev *pdev;
635 unsigned long flags;
636 unsigned long num_slaves;
637 struct mlx4_caps caps;
638 struct mlx4_phys_caps phys_caps;
639 struct radix_tree_root qp_table_tree;
640 u8 rev_id;
641 char board_id[MLX4_BOARD_ID_LEN];
642 int num_vfs;
643 int oper_log_mgm_entry_size;
644 u64 regid_promisc_array[MLX4_MAX_PORTS + 1];
645 u64 regid_allmulti_array[MLX4_MAX_PORTS + 1];
646 };
647
648 struct mlx4_eqe {
649 u8 reserved1;
650 u8 type;
651 u8 reserved2;
652 u8 subtype;
653 union {
654 u32 raw[6];
655 struct {
656 __be32 cqn;
657 } __packed comp;
658 struct {
659 u16 reserved1;
660 __be16 token;
661 u32 reserved2;
662 u8 reserved3[3];
663 u8 status;
664 __be64 out_param;
665 } __packed cmd;
666 struct {
667 __be32 qpn;
668 } __packed qp;
669 struct {
670 __be32 srqn;
671 } __packed srq;
672 struct {
673 __be32 cqn;
674 u32 reserved1;
675 u8 reserved2[3];
676 u8 syndrome;
677 } __packed cq_err;
678 struct {
679 u32 reserved1[2];
680 __be32 port;
681 } __packed port_change;
682 struct {
683 #define COMM_CHANNEL_BIT_ARRAY_SIZE 4
684 u32 reserved;
685 u32 bit_vec[COMM_CHANNEL_BIT_ARRAY_SIZE];
686 } __packed comm_channel_arm;
687 struct {
688 u8 port;
689 u8 reserved[3];
690 __be64 mac;
691 } __packed mac_update;
692 struct {
693 __be32 slave_id;
694 } __packed flr_event;
695 struct {
696 __be16 current_temperature;
697 __be16 warning_threshold;
698 } __packed warming;
699 struct {
700 u8 reserved[3];
701 u8 port;
702 union {
703 struct {
704 __be16 mstr_sm_lid;
705 __be16 port_lid;
706 __be32 changed_attr;
707 u8 reserved[3];
708 u8 mstr_sm_sl;
709 __be64 gid_prefix;
710 } __packed port_info;
711 struct {
712 __be32 block_ptr;
713 __be32 tbl_entries_mask;
714 } __packed tbl_change_info;
715 } params;
716 } __packed port_mgmt_change;
717 } event;
718 u8 slave_id;
719 u8 reserved3[2];
720 u8 owner;
721 } __packed;
722
723 struct mlx4_init_port_param {
724 int set_guid0;
725 int set_node_guid;
726 int set_si_guid;
727 u16 mtu;
728 int port_width_cap;
729 u16 vl_cap;
730 u16 max_gid;
731 u16 max_pkey;
732 u64 guid0;
733 u64 node_guid;
734 u64 si_guid;
735 };
736
737 #define mlx4_foreach_port(port, dev, type) \
738 for ((port) = 1; (port) <= (dev)->caps.num_ports; (port)++) \
739 if ((type) == (dev)->caps.port_mask[(port)])
740
741 #define mlx4_foreach_non_ib_transport_port(port, dev) \
742 for ((port) = 1; (port) <= (dev)->caps.num_ports; (port)++) \
743 if (((dev)->caps.port_mask[port] != MLX4_PORT_TYPE_IB))
744
745 #define mlx4_foreach_ib_transport_port(port, dev) \
746 for ((port) = 1; (port) <= (dev)->caps.num_ports; (port)++) \
747 if (((dev)->caps.port_mask[port] == MLX4_PORT_TYPE_IB) || \
748 ((dev)->caps.flags & MLX4_DEV_CAP_FLAG_IBOE))
749
750 #define MLX4_INVALID_SLAVE_ID 0xFF
751
752 void handle_port_mgmt_change_event(struct work_struct *work);
753
754 static inline int mlx4_master_func_num(struct mlx4_dev *dev)
755 {
756 return dev->caps.function;
757 }
758
759 static inline int mlx4_is_master(struct mlx4_dev *dev)
760 {
761 return dev->flags & MLX4_FLAG_MASTER;
762 }
763
764 static inline int mlx4_is_qp_reserved(struct mlx4_dev *dev, u32 qpn)
765 {
766 return (qpn < dev->phys_caps.base_sqpn + 8 +
767 16 * MLX4_MFUNC_MAX * !!mlx4_is_master(dev));
768 }
769
770 static inline int mlx4_is_guest_proxy(struct mlx4_dev *dev, int slave, u32 qpn)
771 {
772 int guest_proxy_base = dev->phys_caps.base_proxy_sqpn + slave * 8;
773
774 if (qpn >= guest_proxy_base && qpn < guest_proxy_base + 8)
775 return 1;
776
777 return 0;
778 }
779
780 static inline int mlx4_is_mfunc(struct mlx4_dev *dev)
781 {
782 return dev->flags & (MLX4_FLAG_SLAVE | MLX4_FLAG_MASTER);
783 }
784
785 static inline int mlx4_is_slave(struct mlx4_dev *dev)
786 {
787 return dev->flags & MLX4_FLAG_SLAVE;
788 }
789
790 int mlx4_buf_alloc(struct mlx4_dev *dev, int size, int max_direct,
791 struct mlx4_buf *buf);
792 void mlx4_buf_free(struct mlx4_dev *dev, int size, struct mlx4_buf *buf);
793 static inline void *mlx4_buf_offset(struct mlx4_buf *buf, int offset)
794 {
795 if (BITS_PER_LONG == 64 || buf->nbufs == 1)
796 return buf->direct.buf + offset;
797 else
798 return buf->page_list[offset >> PAGE_SHIFT].buf +
799 (offset & (PAGE_SIZE - 1));
800 }
801
802 int mlx4_pd_alloc(struct mlx4_dev *dev, u32 *pdn);
803 void mlx4_pd_free(struct mlx4_dev *dev, u32 pdn);
804 int mlx4_xrcd_alloc(struct mlx4_dev *dev, u32 *xrcdn);
805 void mlx4_xrcd_free(struct mlx4_dev *dev, u32 xrcdn);
806
807 int mlx4_uar_alloc(struct mlx4_dev *dev, struct mlx4_uar *uar);
808 void mlx4_uar_free(struct mlx4_dev *dev, struct mlx4_uar *uar);
809 int mlx4_bf_alloc(struct mlx4_dev *dev, struct mlx4_bf *bf);
810 void mlx4_bf_free(struct mlx4_dev *dev, struct mlx4_bf *bf);
811
812 int mlx4_mtt_init(struct mlx4_dev *dev, int npages, int page_shift,
813 struct mlx4_mtt *mtt);
814 void mlx4_mtt_cleanup(struct mlx4_dev *dev, struct mlx4_mtt *mtt);
815 u64 mlx4_mtt_addr(struct mlx4_dev *dev, struct mlx4_mtt *mtt);
816
817 int mlx4_mr_alloc(struct mlx4_dev *dev, u32 pd, u64 iova, u64 size, u32 access,
818 int npages, int page_shift, struct mlx4_mr *mr);
819 int mlx4_mr_free(struct mlx4_dev *dev, struct mlx4_mr *mr);
820 int mlx4_mr_enable(struct mlx4_dev *dev, struct mlx4_mr *mr);
821 int mlx4_mw_alloc(struct mlx4_dev *dev, u32 pd, enum mlx4_mw_type type,
822 struct mlx4_mw *mw);
823 void mlx4_mw_free(struct mlx4_dev *dev, struct mlx4_mw *mw);
824 int mlx4_mw_enable(struct mlx4_dev *dev, struct mlx4_mw *mw);
825 int mlx4_write_mtt(struct mlx4_dev *dev, struct mlx4_mtt *mtt,
826 int start_index, int npages, u64 *page_list);
827 int mlx4_buf_write_mtt(struct mlx4_dev *dev, struct mlx4_mtt *mtt,
828 struct mlx4_buf *buf);
829
830 int mlx4_db_alloc(struct mlx4_dev *dev, struct mlx4_db *db, int order);
831 void mlx4_db_free(struct mlx4_dev *dev, struct mlx4_db *db);
832
833 int mlx4_alloc_hwq_res(struct mlx4_dev *dev, struct mlx4_hwq_resources *wqres,
834 int size, int max_direct);
835 void mlx4_free_hwq_res(struct mlx4_dev *mdev, struct mlx4_hwq_resources *wqres,
836 int size);
837
838 int mlx4_cq_alloc(struct mlx4_dev *dev, int nent, struct mlx4_mtt *mtt,
839 struct mlx4_uar *uar, u64 db_rec, struct mlx4_cq *cq,
840 unsigned vector, int collapsed);
841 void mlx4_cq_free(struct mlx4_dev *dev, struct mlx4_cq *cq);
842
843 int mlx4_qp_reserve_range(struct mlx4_dev *dev, int cnt, int align, int *base);
844 void mlx4_qp_release_range(struct mlx4_dev *dev, int base_qpn, int cnt);
845
846 int mlx4_qp_alloc(struct mlx4_dev *dev, int qpn, struct mlx4_qp *qp);
847 void mlx4_qp_free(struct mlx4_dev *dev, struct mlx4_qp *qp);
848
849 int mlx4_srq_alloc(struct mlx4_dev *dev, u32 pdn, u32 cqn, u16 xrcdn,
850 struct mlx4_mtt *mtt, u64 db_rec, struct mlx4_srq *srq);
851 void mlx4_srq_free(struct mlx4_dev *dev, struct mlx4_srq *srq);
852 int mlx4_srq_arm(struct mlx4_dev *dev, struct mlx4_srq *srq, int limit_watermark);
853 int mlx4_srq_query(struct mlx4_dev *dev, struct mlx4_srq *srq, int *limit_watermark);
854
855 int mlx4_INIT_PORT(struct mlx4_dev *dev, int port);
856 int mlx4_CLOSE_PORT(struct mlx4_dev *dev, int port);
857
858 int mlx4_unicast_attach(struct mlx4_dev *dev, struct mlx4_qp *qp, u8 gid[16],
859 int block_mcast_loopback, enum mlx4_protocol prot);
860 int mlx4_unicast_detach(struct mlx4_dev *dev, struct mlx4_qp *qp, u8 gid[16],
861 enum mlx4_protocol prot);
862 int mlx4_multicast_attach(struct mlx4_dev *dev, struct mlx4_qp *qp, u8 gid[16],
863 u8 port, int block_mcast_loopback,
864 enum mlx4_protocol protocol, u64 *reg_id);
865 int mlx4_multicast_detach(struct mlx4_dev *dev, struct mlx4_qp *qp, u8 gid[16],
866 enum mlx4_protocol protocol, u64 reg_id);
867
868 enum {
869 MLX4_DOMAIN_UVERBS = 0x1000,
870 MLX4_DOMAIN_ETHTOOL = 0x2000,
871 MLX4_DOMAIN_RFS = 0x3000,
872 MLX4_DOMAIN_NIC = 0x5000,
873 };
874
875 enum mlx4_net_trans_rule_id {
876 MLX4_NET_TRANS_RULE_ID_ETH = 0,
877 MLX4_NET_TRANS_RULE_ID_IB,
878 MLX4_NET_TRANS_RULE_ID_IPV6,
879 MLX4_NET_TRANS_RULE_ID_IPV4,
880 MLX4_NET_TRANS_RULE_ID_TCP,
881 MLX4_NET_TRANS_RULE_ID_UDP,
882 MLX4_NET_TRANS_RULE_NUM, /* should be last */
883 };
884
885 extern const u16 __sw_id_hw[];
886
887 static inline int map_hw_to_sw_id(u16 header_id)
888 {
889
890 int i;
891 for (i = 0; i < MLX4_NET_TRANS_RULE_NUM; i++) {
892 if (header_id == __sw_id_hw[i])
893 return i;
894 }
895 return -EINVAL;
896 }
897
898 enum mlx4_net_trans_promisc_mode {
899 MLX4_FS_REGULAR = 1,
900 MLX4_FS_ALL_DEFAULT,
901 MLX4_FS_MC_DEFAULT,
902 MLX4_FS_UC_SNIFFER,
903 MLX4_FS_MC_SNIFFER,
904 MLX4_FS_MODE_NUM, /* should be last */
905 };
906
907 struct mlx4_spec_eth {
908 u8 dst_mac[6];
909 u8 dst_mac_msk[6];
910 u8 src_mac[6];
911 u8 src_mac_msk[6];
912 u8 ether_type_enable;
913 __be16 ether_type;
914 __be16 vlan_id_msk;
915 __be16 vlan_id;
916 };
917
918 struct mlx4_spec_tcp_udp {
919 __be16 dst_port;
920 __be16 dst_port_msk;
921 __be16 src_port;
922 __be16 src_port_msk;
923 };
924
925 struct mlx4_spec_ipv4 {
926 __be32 dst_ip;
927 __be32 dst_ip_msk;
928 __be32 src_ip;
929 __be32 src_ip_msk;
930 };
931
932 struct mlx4_spec_ib {
933 __be32 l3_qpn;
934 __be32 qpn_msk;
935 u8 dst_gid[16];
936 u8 dst_gid_msk[16];
937 };
938
939 struct mlx4_spec_list {
940 struct list_head list;
941 enum mlx4_net_trans_rule_id id;
942 union {
943 struct mlx4_spec_eth eth;
944 struct mlx4_spec_ib ib;
945 struct mlx4_spec_ipv4 ipv4;
946 struct mlx4_spec_tcp_udp tcp_udp;
947 };
948 };
949
950 enum mlx4_net_trans_hw_rule_queue {
951 MLX4_NET_TRANS_Q_FIFO,
952 MLX4_NET_TRANS_Q_LIFO,
953 };
954
955 struct mlx4_net_trans_rule {
956 struct list_head list;
957 enum mlx4_net_trans_hw_rule_queue queue_mode;
958 bool exclusive;
959 bool allow_loopback;
960 enum mlx4_net_trans_promisc_mode promisc_mode;
961 u8 port;
962 u16 priority;
963 u32 qpn;
964 };
965
966 struct mlx4_net_trans_rule_hw_ctrl {
967 __be16 prio;
968 u8 type;
969 u8 flags;
970 u8 rsvd1;
971 u8 funcid;
972 u8 vep;
973 u8 port;
974 __be32 qpn;
975 __be32 rsvd2;
976 };
977
978 struct mlx4_net_trans_rule_hw_ib {
979 u8 size;
980 u8 rsvd1;
981 __be16 id;
982 u32 rsvd2;
983 __be32 l3_qpn;
984 __be32 qpn_mask;
985 u8 dst_gid[16];
986 u8 dst_gid_msk[16];
987 } __packed;
988
989 struct mlx4_net_trans_rule_hw_eth {
990 u8 size;
991 u8 rsvd;
992 __be16 id;
993 u8 rsvd1[6];
994 u8 dst_mac[6];
995 u16 rsvd2;
996 u8 dst_mac_msk[6];
997 u16 rsvd3;
998 u8 src_mac[6];
999 u16 rsvd4;
1000 u8 src_mac_msk[6];
1001 u8 rsvd5;
1002 u8 ether_type_enable;
1003 __be16 ether_type;
1004 __be16 vlan_tag_msk;
1005 __be16 vlan_tag;
1006 } __packed;
1007
1008 struct mlx4_net_trans_rule_hw_tcp_udp {
1009 u8 size;
1010 u8 rsvd;
1011 __be16 id;
1012 __be16 rsvd1[3];
1013 __be16 dst_port;
1014 __be16 rsvd2;
1015 __be16 dst_port_msk;
1016 __be16 rsvd3;
1017 __be16 src_port;
1018 __be16 rsvd4;
1019 __be16 src_port_msk;
1020 } __packed;
1021
1022 struct mlx4_net_trans_rule_hw_ipv4 {
1023 u8 size;
1024 u8 rsvd;
1025 __be16 id;
1026 __be32 rsvd1;
1027 __be32 dst_ip;
1028 __be32 dst_ip_msk;
1029 __be32 src_ip;
1030 __be32 src_ip_msk;
1031 } __packed;
1032
1033 struct _rule_hw {
1034 union {
1035 struct {
1036 u8 size;
1037 u8 rsvd;
1038 __be16 id;
1039 };
1040 struct mlx4_net_trans_rule_hw_eth eth;
1041 struct mlx4_net_trans_rule_hw_ib ib;
1042 struct mlx4_net_trans_rule_hw_ipv4 ipv4;
1043 struct mlx4_net_trans_rule_hw_tcp_udp tcp_udp;
1044 };
1045 };
1046
1047 /* translating DMFS verbs sniffer rule to the FW API would need two reg IDs */
1048 struct mlx4_flow_handle {
1049 u64 reg_id[2];
1050 };
1051
1052 int mlx4_flow_steer_promisc_add(struct mlx4_dev *dev, u8 port, u32 qpn,
1053 enum mlx4_net_trans_promisc_mode mode);
1054 int mlx4_flow_steer_promisc_remove(struct mlx4_dev *dev, u8 port,
1055 enum mlx4_net_trans_promisc_mode mode);
1056 int mlx4_multicast_promisc_add(struct mlx4_dev *dev, u32 qpn, u8 port);
1057 int mlx4_multicast_promisc_remove(struct mlx4_dev *dev, u32 qpn, u8 port);
1058 int mlx4_unicast_promisc_add(struct mlx4_dev *dev, u32 qpn, u8 port);
1059 int mlx4_unicast_promisc_remove(struct mlx4_dev *dev, u32 qpn, u8 port);
1060 int mlx4_SET_MCAST_FLTR(struct mlx4_dev *dev, u8 port, u64 mac, u64 clear, u8 mode);
1061
1062 int mlx4_register_mac(struct mlx4_dev *dev, u8 port, u64 mac);
1063 void mlx4_unregister_mac(struct mlx4_dev *dev, u8 port, u64 mac);
1064 int mlx4_get_base_qpn(struct mlx4_dev *dev, u8 port);
1065 int __mlx4_replace_mac(struct mlx4_dev *dev, u8 port, int qpn, u64 new_mac);
1066 void mlx4_set_stats_bitmap(struct mlx4_dev *dev, u64 *stats_bitmap);
1067 int mlx4_SET_PORT_general(struct mlx4_dev *dev, u8 port, int mtu,
1068 u8 pptx, u8 pfctx, u8 pprx, u8 pfcrx);
1069 int mlx4_SET_PORT_qpn_calc(struct mlx4_dev *dev, u8 port, u32 base_qpn,
1070 u8 promisc);
1071 int mlx4_SET_PORT_PRIO2TC(struct mlx4_dev *dev, u8 port, u8 *prio2tc);
1072 int mlx4_SET_PORT_SCHEDULER(struct mlx4_dev *dev, u8 port, u8 *tc_tx_bw,
1073 u8 *pg, u16 *ratelimit);
1074 int mlx4_find_cached_vlan(struct mlx4_dev *dev, u8 port, u16 vid, int *idx);
1075 int mlx4_register_vlan(struct mlx4_dev *dev, u8 port, u16 vlan, int *index);
1076 void mlx4_unregister_vlan(struct mlx4_dev *dev, u8 port, int index);
1077
1078 int mlx4_map_phys_fmr(struct mlx4_dev *dev, struct mlx4_fmr *fmr, u64 *page_list,
1079 int npages, u64 iova, u32 *lkey, u32 *rkey);
1080 int mlx4_fmr_alloc(struct mlx4_dev *dev, u32 pd, u32 access, int max_pages,
1081 int max_maps, u8 page_shift, struct mlx4_fmr *fmr);
1082 int mlx4_fmr_enable(struct mlx4_dev *dev, struct mlx4_fmr *fmr);
1083 void mlx4_fmr_unmap(struct mlx4_dev *dev, struct mlx4_fmr *fmr,
1084 u32 *lkey, u32 *rkey);
1085 int mlx4_fmr_free(struct mlx4_dev *dev, struct mlx4_fmr *fmr);
1086 int mlx4_SYNC_TPT(struct mlx4_dev *dev);
1087 int mlx4_test_interrupts(struct mlx4_dev *dev);
1088 int mlx4_assign_eq(struct mlx4_dev *dev, char *name, struct cpu_rmap *rmap,
1089 int *vector);
1090 void mlx4_release_eq(struct mlx4_dev *dev, int vec);
1091
1092 int mlx4_wol_read(struct mlx4_dev *dev, u64 *config, int port);
1093 int mlx4_wol_write(struct mlx4_dev *dev, u64 config, int port);
1094
1095 int mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx);
1096 void mlx4_counter_free(struct mlx4_dev *dev, u32 idx);
1097
1098 int mlx4_flow_attach(struct mlx4_dev *dev,
1099 struct mlx4_net_trans_rule *rule, u64 *reg_id);
1100 int mlx4_flow_detach(struct mlx4_dev *dev, u64 reg_id);
1101 int mlx4_map_sw_to_hw_steering_mode(struct mlx4_dev *dev,
1102 enum mlx4_net_trans_promisc_mode flow_type);
1103 int mlx4_map_sw_to_hw_steering_id(struct mlx4_dev *dev,
1104 enum mlx4_net_trans_rule_id id);
1105 int mlx4_hw_rule_sz(struct mlx4_dev *dev, enum mlx4_net_trans_rule_id id);
1106
1107 void mlx4_sync_pkey_table(struct mlx4_dev *dev, int slave, int port,
1108 int i, int val);
1109
1110 int mlx4_get_parav_qkey(struct mlx4_dev *dev, u32 qpn, u32 *qkey);
1111
1112 int mlx4_is_slave_active(struct mlx4_dev *dev, int slave);
1113 int mlx4_gen_pkey_eqe(struct mlx4_dev *dev, int slave, u8 port);
1114 int mlx4_gen_guid_change_eqe(struct mlx4_dev *dev, int slave, u8 port);
1115 int mlx4_gen_slaves_port_mgt_ev(struct mlx4_dev *dev, u8 port, int attr);
1116 int mlx4_gen_port_state_change_eqe(struct mlx4_dev *dev, int slave, u8 port, u8 port_subtype_change);
1117 enum slave_port_state mlx4_get_slave_port_state(struct mlx4_dev *dev, int slave, u8 port);
1118 int set_and_calc_slave_port_state(struct mlx4_dev *dev, int slave, u8 port, int event, enum slave_port_gen_event *gen_event);
1119
1120 void mlx4_put_slave_node_guid(struct mlx4_dev *dev, int slave, __be64 guid);
1121 __be64 mlx4_get_slave_node_guid(struct mlx4_dev *dev, int slave);
1122
1123 #endif /* MLX4_DEVICE_H */
Linux kernel - Deliverables
This page took 0.053155 seconds and 6 git commands to generate.