* cgen.h (*): Clean up pass over `struct foo' usage.
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
1 Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
2
3 * cgen.h (*): Clean up pass over `struct foo' usage.
4 (CGEN_ATTR): Make unsigned char.
5 (CGEN_ATTR_TYPE): Update.
6 (CGEN_ATTR_{ENTRY,TABLE}): New types.
7 (cgen_base): Move member `attrs' to cgen_insn.
8 (CGEN_KEYWORD): New member `null_entry'.
9 (CGEN_{SYNTAX,FORMAT}): New types.
10 (cgen_insn): Format and syntax separated from each other.
11
12 start-sanitize-sky
13 Mon Jan 5 13:33:21 1998 Doug Evans <devans@seba.cygnus.com>
14
15 * txvu.h: New file
16
17 end-sanitize-sky
18 start-sanitize-d30v
19 Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
20
21 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
22 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
23 flags_{used,set} long.
24 (d30v_operand): Make flags field long.
25
26 end-sanitize-d30v
27 Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
28
29 * m68k.h: Fix comment describing operand types.
30
31 start-sanitize-d30v
32 Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
33
34 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
35 everything else after down.
36
37 end-sanitize-d30v
38 Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
39
40 * d10v.h (OPERAND_FLAG): Split into:
41 (OPERAND_FFLAG, OPERAND_CFLAG) .
42
43 Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
44
45 * mips.h (struct mips_opcode): Changed comments to reflect new
46 field usage.
47
48 start-sanitize-tx49
49 Wed Oct 29 17:33:37 1997 Gavin Koch <gavin@cygnus.com>
50
51 * mips.h (INSN_4900): Added.
52
53 end-sanitize-tx49
54 Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
55
56 * mips.h: Added to comments a quick-ref list of all assigned
57 operand type characters.
58 (OP_{MASK,SH}_PERFREG): New macros.
59 start-sanitize-vr5400
60 (OP_{MASK,SH}_{VECBYTE,VECALIGN}): New macros for VR5400
61 support.
62 end-sanitize-vr5400
63
64 Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
65
66 * sparc.h: Add '_' and '/' for v9a asr's.
67 Patch from David Miller <davem@vger.rutgers.edu>
68
69 Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
70
71 * h8300.h: Bit ops with absolute addresses not in the 8 bit
72 area are not available in the base model (H8/300).
73
74 Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
75
76 * m68k.h: Remove documentation of ` operand specifier.
77
78 Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
79
80 * m68k.h: Document q and v operand specifiers.
81
82 Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
83
84 * v850.h (struct v850_opcode): Add processors field.
85 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
86 start-sanitize-v850e
87 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
88 (PROCESSOR_V850EA): New bit constants.
89 end-sanitize-v850e
90
91 start-sanitize-d30v
92 Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
93
94 Merge changes from Martin Hunt:
95
96 * d30v.h: Allow up to 64 control registers. Add
97 SHORT_A5S format.
98
99 * d30v.h (LONG_Db): New form for delayed branches.
100
101 * d30v.h: (LONG_Db): New form for repeati.
102
103 * d30v.h (SHORT_D2B): New form.
104
105 * d30v.h (SHORT_A2): New form.
106
107 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
108 registers are used. Needed for VLIW optimization.
109
110 end-sanitize-d30v
111 Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
112
113 * cgen.h: Move assembler interface section
114 up so cgen_parse_operand_result is defined for cgen_parse_address.
115 (cgen_parse_address): Update prototype.
116
117 Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
118
119 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
120
121 Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
122
123 * i386.h (two_byte_segment_defaults): Correct base register 5 in
124 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
125 <paubert@iram.es>.
126
127 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
128 <paubert@iram.es>.
129
130 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
131 <paubert@iram.es>.
132
133 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
134 (JUMP_ON_ECX_ZERO): Remove commented out macro.
135
136 Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
137
138 * v850.h (V850_NOT_R0): New flag.
139
140 Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
141
142 * v850.h (struct v850_opcode): Remove flags field.
143
144 Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
145
146 * v850.h (struct v850_opcode): Add flags field.
147 (struct v850_operand): Extend meaning of 'bits' and 'shift'
148 fields.
149
150 start-sanitize-v850e
151 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
152 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
153 end-sanitize-v850e
154
155 Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
156
157 * arc.h: New file.
158
159 Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
160
161 * sparc.h (sparc_opcodes): Declare as const.
162
163 Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
164
165 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
166 uses single or double precision floating point resources.
167 (INSN_NO_ISA, INSN_ISA1): Define.
168 (cpu specific INSN macros): Tweak into bitmasks outside the range
169 of INSN_ISA field.
170
171 Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
172
173 * i386.h: Fix pand opcode.
174
175 Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
176
177 * mips.h: Widen INSN_ISA and move it to a more convenient
178 bit position. Add INSN_3900.
179
180 Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
181
182 * mips.h (struct mips_opcode): added new field membership.
183
184 Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
185
186 * i386.h (movd): only Reg32 is allowed.
187
188 * i386.h: add fcomp and ud2. From Wayne Scott
189 <wscott@ichips.intel.com>.
190
191 Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
192
193 * i386.h: Add MMX instructions.
194
195 Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
196
197 * i386.h: Remove W modifier from conditional move instructions.
198
199 Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
200
201 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
202 with no arguments to match that generated by the UnixWare
203 assembler.
204
205 Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
206
207 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
208 (cgen_parse_operand_fn): Declare.
209 (cgen_init_parse_operand): Declare.
210 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
211 new argument `want'.
212 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
213 (enum cgen_parse_operand_type): New enum.
214
215 Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
216
217 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
218
219 Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
220
221 * cgen.h: New file.
222
223 Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
224
225 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
226 fdivrp.
227
228 Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
229
230 * v850.h (extract): Make unsigned.
231
232 Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
233
234 * i386.h: Add iclr.
235
236 Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
237
238 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
239 take a direction bit.
240
241 start-sanitize-coldfire
242 Wed Mar 19 06:24:58 1997 J.T. Conklin <jtc@cygnus.com>
243
244 * m68k.h (mcfmac, mcfdiv): New macros.
245
246 end-sanitize-coldfire
247 Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
248
249 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
250
251 Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
252
253 * sparc.h: Include <ansidecl.h>. Update function declarations to
254 use prototypes, and to use const when appropriate.
255
256 Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
257
258 * mn10300.h (MN10300_OPERAND_RELAX): Define.
259
260 Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
261
262 * d10v.h: Change pre_defined_registers to
263 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
264
265 Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
266
267 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
268 Change mips_opcodes from const array to a pointer,
269 and change bfd_mips_num_opcodes from const int to int,
270 so that we can increase the size of the mips opcodes table
271 dynamically.
272
273 start-sanitize-d30v
274 Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
275
276 * d30v.h (FLAG_X): Remove unused flag.
277
278 Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
279
280 * d30v.h: New file.
281
282 end-sanitize-d30v
283 start-sanitize-tic80
284 Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
285
286 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
287 (PDS_VALUE): Macro to access value field of predefined symbols.
288 (tic80_next_predefined_symbol): Add prototype.
289
290 end-sanitize-tic80
291 start-sanitize-r5900
292 Fri Feb 7 11:12:44 1997 Gavin Koch <gavin@cygnus.com>
293
294 * mips.h: add r5900.
295
296 end-sanitize-r5900
297 start-sanitize-tic80
298 Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
299
300 * tic80.h (tic80_symbol_to_value): Change prototype to match
301 change in function, added class parameter.
302
303 Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
304
305 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
306 endmask fields, which are somewhat weird in that 0 and 32 are
307 treated exactly the same.
308
309 Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
310
311 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
312 rather than a constant that is 2**X. Reorder them to put bits for
313 operands that have symbolic names in the upper bits, so they can
314 be packed into an int where the lower bits contain the value that
315 corresponds to that symbolic name.
316 (predefined_symbo): Add struct.
317 (tic80_predefined_symbols): Declare array of translations.
318 (tic80_num_predefined_symbols): Declare size of that array.
319 (tic80_value_to_symbol): Declare function.
320 (tic80_symbol_to_value): Declare function.
321
322 end-sanitize-tic80
323 Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
324
325 * mn10200.h (MN10200_OPERAND_RELAX): Define.
326
327 start-sanitize-tic80
328 Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
329
330 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
331 be the destination register.
332
333 Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
334
335 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
336 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
337 (TIC80_VECTOR): Define a flag bit for the flags. This one means
338 that the opcode can have two vector instructions in a single
339 32 bit word and we have to encode/decode both.
340
341 Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
342
343 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
344 TIC80_OPERAND_RELATIVE for PC relative.
345 (TIC80_OPERAND_BASEREL): New flag bit for register
346 base relative.
347
348 Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
349
350 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
351
352 Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
353
354 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
355 ":s" modifier for scaling.
356
357 Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
358
359 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
360 (TIC80_OPERAND_M_LI): Ditto
361
362 Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
363
364 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
365 (TIC80_OPERAND_CC): New define for condition code operand.
366 (TIC80_OPERAND_CR): New define for control register operand.
367
368 Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
369
370 * tic80.h (struct tic80_opcode): Name changed.
371 (struct tic80_opcode): Remove format field.
372 (struct tic80_operand): Add insertion and extraction functions.
373 (TIC80_OPERAND_*): Remove old bogus values, start adding new
374 correct ones.
375 (FMT_*): Ditto.
376
377 end-sanitize-tic80
378 Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
379
380 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
381 type IV instruction offsets.
382
383 start-sanitize-tic80
384 Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
385
386 * tic80.h: New file.
387
388 end-sanitize-tic80
389 Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
390
391 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
392
393 Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
394
395 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
396 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
397 * v850.h: Fix comment, v850_operand not powerpc_operand.
398
399 Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
400
401 * mn10200.h: Flesh out structures and definitions needed by
402 the mn10200 assembler & disassembler.
403
404 Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
405
406 * mips.h: Add mips16 definitions.
407
408 Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
409
410 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
411
412 Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
413
414 * mn10300.h (MN10300_OPERAND_PCREL): Define.
415 (MN10300_OPERAND_MEMADDR): Define.
416
417 Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
418
419 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
420
421 Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
422
423 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
424
425 Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
426
427 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
428
429 Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
430
431 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
432
433 Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
434
435 * alpha.h: Don't include "bfd.h"; private relocation types are now
436 negative to minimize problems with shared libraries. Organize
437 instruction subsets by AMASK extensions and PALcode
438 implementation.
439 (struct alpha_operand): Move flags slot for better packing.
440
441 Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
442
443 * v850.h (V850_OPERAND_RELAX): New operand flag.
444
445 Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
446
447 * mn10300.h (FMT_*): Move operand format definitions
448 here.
449
450 Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
451
452 * mn10300.h (MN10300_OPERAND_PAREN): Define.
453
454 Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
455
456 * mn10300.h (mn10300_opcode): Add "format" field.
457 (MN10300_OPERAND_*): Define.
458
459 Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
460
461 * mn10x00.h: Delete.
462 * mn10200.h, mn10300.h: New files.
463
464 Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
465
466 * mn10x00.h: New file.
467
468 Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
469
470 * v850.h: Add new flag to indicate this instruction uses a PC
471 displacement.
472
473 Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
474
475 * h8300.h (stmac): Add missing instruction.
476
477 Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
478
479 * v850.h (v850_opcode): Remove "size" field. Add "memop"
480 field.
481
482 Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
483
484 * v850.h (V850_OPERAND_EP): Define.
485
486 * v850.h (v850_opcode): Add size field.
487
488 Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
489
490 * v850.h (v850_operands): Add insert and extract fields, pointers
491 to functions used to handle unusual operand encoding.
492 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
493 V850_OPERAND_SIGNED): Defined.
494
495 Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
496
497 * v850.h (v850_operands): Add flags field.
498 (OPERAND_REG, OPERAND_NUM): Defined.
499
500 Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
501
502 * v850.h: New file.
503
504 Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
505
506 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
507 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
508 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
509 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
510 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
511 Defined.
512
513 Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
514
515 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
516 a 3 bit space id instead of a 2 bit space id.
517
518 Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
519
520 * d10v.h: Add some additional defines to support the
521 assembler in determining which operations can be done in parallel.
522
523 Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
524
525 * h8300.h (SN): Define.
526 (eepmov.b): Renamed from "eepmov"
527 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
528 with them.
529
530 Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
531
532 * d10v.h (OPERAND_SHIFT): New operand flag.
533
534 Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
535
536 * d10v.h: Changes for divs, parallel-only instructions, and
537 signed numbers.
538
539 Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
540
541 * d10v.h (pd_reg): Define. Putting the definition here allows
542 the assembler and disassembler to share the same struct.
543
544 Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
545
546 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
547 Williams <steve@icarus.com>.
548
549 Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
550
551 * d10v.h: New file.
552
553 Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
554
555 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
556
557 Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
558
559 * m68k.h (mcf5200): New macro.
560 Document names of coldfire control registers.
561
562 Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
563
564 * h8300.h (SRC_IN_DST): Define.
565
566 * h8300.h (UNOP3): Mark the register operand in this insn
567 as a source operand, not a destination operand.
568 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
569 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
570 register operand with SRC_IN_DST.
571
572 Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
573
574 * alpha.h: New file.
575
576 Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
577
578 * rs6k.h: Remove obsolete file.
579
580 Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
581
582 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
583 fdivp, and fdivrp. Add ffreep.
584
585 Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
586
587 * h8300.h: Reorder various #defines for readability.
588 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
589 (BITOP): Accept additional (unused) argument. All callers changed.
590 (EBITOP): Likewise.
591 (O_LAST): Bump.
592 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
593
594 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
595 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
596 (BITOP, EBITOP): Handle new H8/S addressing modes for
597 bit insns.
598 (UNOP3): Handle new shift/rotate insns on the H8/S.
599 (insns using exr): New instructions.
600 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
601
602 Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
603
604 * h8300.h (add.l): Undo Apr 5th change. The manual I had
605 was incorrect.
606
607 Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
608
609 * h8300.h (START): Remove.
610 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
611 and mov.l insns that can be relaxed.
612
613 Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
614
615 * i386.h: Remove Abs32 from lcall.
616
617 Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
618
619 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
620 (SLCPOP): New macro.
621 Mark X,Y opcode letters as in use.
622
623 Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
624
625 * sparc.h (F_FLOAT, F_FBR): Define.
626
627 Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
628
629 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
630 from all insns.
631 (ABS8SRC,ABS8DST): Add ABS8MEM.
632 (add.l): Fix reg+reg variant.
633 (eepmov.w): Renamed from eepmovw.
634 (ldc,stc): Fix many cases.
635
636 Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
637
638 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
639
640 Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
641
642 * sparc.h (O): Mark operand letter as in use.
643
644 Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
645
646 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
647 Mark operand letters uU as in use.
648
649 Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
650
651 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
652 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
653 (SPARC_OPCODE_SUPPORTED): New macro.
654 (SPARC_OPCODE_CONFLICT_P): Rewrite.
655 (F_NOTV9): Delete.
656
657 Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
658
659 * sparc.h (sparc_opcode_lookup_arch) Make return type in
660 declaration consistent with return type in definition.
661
662 Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
663
664 * i386.h (i386_optab): Remove Data32 from pushf and popf.
665
666 Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
667
668 * i386.h (i386_regtab): Add 80486 test registers.
669
670 Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
671
672 * i960.h (I_HX): Define.
673 (i960_opcodes): Add HX instruction.
674
675 Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
676
677 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
678 and fclex.
679
680 Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
681
682 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
683 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
684 (bfd_* defines): Delete.
685 (sparc_opcode_archs): Replaces architecture_pname.
686 (sparc_opcode_lookup_arch): Declare.
687 (NUMOPCODES): Delete.
688
689 Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
690
691 * sparc.h (enum sparc_architecture): Add v9a.
692 (ARCHITECTURES_CONFLICT_P): Update.
693
694 Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
695
696 * i386.h: Added Pentium Pro instructions.
697
698 Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
699
700 * m68k.h: Document new 'W' operand place.
701
702 Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
703
704 * hppa.h: Add lci and syncdma instructions.
705
706 Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
707
708 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
709 instructions.
710
711 Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
712
713 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
714 assembler's -mcom and -many switches.
715
716 Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
717
718 * i386.h: Fix cmpxchg8b extension opcode description.
719
720 Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
721
722 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
723 and register cr4.
724
725 Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
726
727 * m68k.h: Change comment: split type P into types 0, 1 and 2.
728
729 Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
730
731 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
732
733 Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
734
735 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
736
737 Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
738
739 * m68kmri.h: Remove.
740
741 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
742 declarations. Remove F_ALIAS and flag field of struct
743 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
744 int. Make name and args fields of struct m68k_opcode const.
745
746 Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
747
748 * sparc.h (F_NOTV9): Define.
749
750 Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
751
752 * mips.h (INSN_4010): Define.
753
754 Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
755
756 * m68k.h (TBL1): Reverse sense of "round" argument in result.
757
758 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
759 * m68k.h: Fix argument descriptions of coprocessor
760 instructions to allow only alterable operands where appropriate.
761 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
762 (m68k_opcode_aliases): Add more aliases.
763
764 Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
765
766 * m68k.h: Added explcitly short-sized conditional branches, and a
767 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
768 svr4-based configurations.
769
770 Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
771
772 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
773 * i386.h: added missing Data16/Data32 flags to a few instructions.
774
775 Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
776
777 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
778 (OP_MASK_BCC, OP_SH_BCC): Define.
779 (OP_MASK_PREFX, OP_SH_PREFX): Define.
780 (OP_MASK_CCC, OP_SH_CCC): Define.
781 (INSN_READ_FPR_R): Define.
782 (INSN_RFE): Delete.
783
784 Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
785
786 * m68k.h (enum m68k_architecture): Deleted.
787 (struct m68k_opcode_alias): New type.
788 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
789 matching constraints, values and flags. As a side effect of this,
790 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
791 as I know were never used, now may need re-examining.
792 (numopcodes): Now const.
793 (m68k_opcode_aliases, numaliases): New variables.
794 (endop): Deleted.
795 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
796 m68k_opcode_aliases; update declaration of m68k_opcodes.
797
798 Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
799
800 * hppa.h (delay_type): Delete unused enumeration.
801 (pa_opcode): Replace unused delayed field with an architecture
802 field.
803 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
804
805 Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
806
807 * mips.h (INSN_ISA4): Define.
808
809 Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
810
811 * mips.h (M_DLA_AB, M_DLI): Define.
812
813 Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
814
815 * hppa.h (fstwx): Fix single-bit error.
816
817 Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
818
819 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
820
821 Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
822
823 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
824 debug registers. From Charles Hannum (mycroft@netbsd.org).
825
826 Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
827
828 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
829 i386 support:
830 * i386.h (MOV_AX_DISP32): New macro.
831 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
832 of several call/return instructions.
833 (ADDR_PREFIX_OPCODE): New macro.
834
835 Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
836
837 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
838
839 * ../include/opcode/vax.h (struct vot_wot, field `args'): make
840 it pointer to const char;
841 (struct vot, field `name'): ditto.
842
843 Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
844
845 * vax.h: Supply and properly group all values in end sentinel.
846
847 Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
848
849 * mips.h (INSN_ISA, INSN_4650): Define.
850
851 Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
852
853 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
854 systems with a separate instruction and data cache, such as the
855 29040, these instructions take an optional argument.
856
857 Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
858
859 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
860 INSN_TRAP.
861
862 Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
863
864 * mips.h (INSN_STORE_MEMORY): Define.
865
866 Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
867
868 * sparc.h: Document new operand type 'x'.
869
870 Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
871
872 * i960.h (I_CX2): New instruction category. It includes
873 instructions available on Cx and Jx processors.
874 (I_JX): New instruction category, for JX-only instructions.
875 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
876 Jx-only instructions, in I_JX category.
877
878 Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
879
880 * ns32k.h (endop): Made pointer const too.
881
882 Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
883
884 * ns32k.h: Drop Q operand type as there is no correct use
885 for it. Add I and Z operand types which allow better checking.
886
887 Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
888
889 * h8300.h (xor.l) :fix bit pattern.
890 (L_2): New size of operand.
891 (trapa): Use it.
892
893 Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
894
895 * m68k.h: Move "trap" before "tpcc" to change disassembly.
896
897 Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
898
899 * sparc.h: Include v9 definitions.
900
901 Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
902
903 * m68k.h (m68060): Defined.
904 (m68040up, mfloat, mmmu): Include it.
905 (struct m68k_opcode): Widen `arch' field.
906 (m68k_opcodes): Updated for M68060. Removed comments that were
907 instructions commented out by "JF" years ago.
908
909 Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
910
911 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
912 add a one-bit `flags' field.
913 (F_ALIAS): New macro.
914
915 Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
916
917 * h8300.h (dec, inc): Get encoding right.
918
919 Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
920
921 * ppc.h (struct powerpc_operand): Removed signedp field; just use
922 a flag instead.
923 (PPC_OPERAND_SIGNED): Define.
924 (PPC_OPERAND_SIGNOPT): Define.
925
926 Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
927
928 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
929 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
930
931 Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
932
933 * i386.h: Reverse last change. It'll be handled in gas instead.
934
935 Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
936
937 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
938 slower on the 486 and used the implicit shift count despite the
939 explicit operand. The one-operand form is still available to get
940 the shorter form with the implicit shift count.
941
942 Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
943
944 * hppa.h: Fix typo in fstws arg string.
945
946 Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
947
948 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
949
950 Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
951
952 * ppc.h (PPC_OPCODE_601): Define.
953
954 Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
955
956 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
957 (so we can determine valid completers for both addb and addb[tf].)
958
959 * hppa.h (xmpyu): No floating point format specifier for the
960 xmpyu instruction.
961
962 Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
963
964 * ppc.h (PPC_OPERAND_NEXT): Define.
965 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
966 (struct powerpc_macro): Define.
967 (powerpc_macros, powerpc_num_macros): Declare.
968
969 Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
970
971 * ppc.h: New file. Header file for PowerPC opcode table.
972
973 Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
974
975 * hppa.h: More minor template fixes for sfu and copr (to allow
976 for easier disassembly).
977
978 * hppa.h: Fix templates for all the sfu and copr instructions.
979
980 Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
981
982 * i386.h (push): Permit Imm16 operand too.
983
984 Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
985
986 * h8300.h (andc): Exists in base arch.
987
988 Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
989
990 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
991 * hppa.h: #undef NONE to avoid conflict with hiux include files.
992
993 Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
994
995 * hppa.h: Add FP quadword store instructions.
996
997 Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
998
999 * mips.h: (M_J_A): Added.
1000 (M_LA): Removed.
1001
1002 Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1003
1004 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
1005 <mellon@pepper.ncd.com>.
1006
1007 Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
1008
1009 * hppa.h: Immediate field in probei instructions is unsigned,
1010 not low-sign extended.
1011
1012 Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1013
1014 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
1015
1016 Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
1017
1018 * i386.h: Add "fxch" without operand.
1019
1020 Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1021
1022 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
1023
1024 Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1025
1026 * hppa.h: Add gfw and gfr to the opcode table.
1027
1028 Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1029
1030 * m88k.h: extended to handle m88110.
1031
1032 Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
1033
1034 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
1035 addresses.
1036
1037 Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1038
1039 * i960.h (i960_opcodes): Properly bracket initializers.
1040
1041 Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
1042
1043 * m88k.h (BOFLAG): rewrite to avoid nested comment.
1044
1045 Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1046
1047 * m68k.h (two): Protect second argument with parentheses.
1048
1049 Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1050
1051 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
1052 Deleted old in/out instructions in "#if 0" section.
1053
1054 Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1055
1056 * i386.h (i386_optab): Properly bracket initializers.
1057
1058 Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1059
1060 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
1061 Jeff Law, law@cs.utah.edu).
1062
1063 Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1064
1065 * i386.h (lcall): Accept Imm32 operand also.
1066
1067 Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1068
1069 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
1070 (M_DABS): Added.
1071
1072 Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1073
1074 * mips.h (INSN_*): Changed values. Removed unused definitions.
1075 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
1076 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
1077 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
1078 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
1079 (M_*): Added new values for r6000 and r4000 macros.
1080 (ANY_DELAY): Removed.
1081
1082 Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1083
1084 * mips.h: Added M_LI_S and M_LI_SS.
1085
1086 Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1087
1088 * h8300.h: Get some rare mov.bs correct.
1089
1090 Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
1091
1092 * sparc.h: Don't define const ourself; rely on ansidecl.h having
1093 been included.
1094
1095 Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
1096
1097 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
1098 jump instructions, for use in disassemblers.
1099
1100 Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
1101
1102 * m88k.h: Make bitfields just unsigned, not unsigned long or
1103 unsigned short.
1104
1105 Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1106
1107 * hppa.h: New argument type 'y'. Use in various float instructions.
1108
1109 Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
1110
1111 * hppa.h (break): First immediate field is unsigned.
1112
1113 * hppa.h: Add rfir instruction.
1114
1115 Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
1116
1117 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
1118
1119 Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
1120
1121 * mips.h: Reworked the hazard information somewhat, and fixed some
1122 bugs in the instruction hazard descriptions.
1123
1124 Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1125
1126 * m88k.h: Corrected a couple of opcodes.
1127
1128 Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
1129
1130 * mips.h: Replaced with version from Ralph Campbell and OSF. The
1131 new version includes instruction hazard information, but is
1132 otherwise reasonably similar.
1133
1134 Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
1135
1136 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
1137
1138 Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
1139
1140 Patches from Jeff Law, law@cs.utah.edu:
1141 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
1142 Make the tables be the same for the following instructions:
1143 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
1144 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
1145 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
1146 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
1147 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
1148 "fcmp", and "ftest".
1149
1150 * hppa.h: Make new and old tables the same for "break", "mtctl",
1151 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
1152 Fix typo in last patch. Collapse several #ifdefs into a
1153 single #ifdef.
1154
1155 * hppa.h: Delete remaining OLD_TABLE code. Bring some
1156 of the comments up-to-date.
1157
1158 * hppa.h: Update "free list" of letters and update
1159 comments describing each letter's function.
1160
1161 Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
1162
1163 * h8300.h: checkpoint, includes H8/300-H opcodes.
1164
1165 Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
1166
1167 * Patches from Jeffrey Law <law@cs.utah.edu>.
1168 * hppa.h: Rework single precision FP
1169 instructions so that they correctly disassemble code
1170 PA1.1 code.
1171
1172 Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
1173
1174 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
1175 mov to allow instructions like mov ss,xyz(ecx) to assemble.
1176
1177 Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
1178
1179 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
1180 gdb will define it for now.
1181
1182 Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
1183
1184 * sparc.h: Don't end enumerator list with comma.
1185
1186 Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
1187
1188 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
1189 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
1190 ("bc2t"): Correct typo.
1191 ("[ls]wc[023]"): Use T rather than t.
1192 ("c[0123]"): Define general coprocessor instructions.
1193
1194 Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
1195
1196 * m68k.h: Move split point for gcc compilation more towards
1197 middle.
1198
1199 Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
1200
1201 * rs6k.h: Clean up instructions for primary opcode 19 (many were
1202 simply wrong, ics, rfi, & rfsvc were missing).
1203 Add "a" to opr_ext for "bb". Doc fix.
1204
1205 Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
1206
1207 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
1208 * mips.h: Add casts, to suppress warnings about shifting too much.
1209 * m68k.h: Document the placement code '9'.
1210
1211 Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
1212
1213 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
1214 allows callers to break up the large initialized struct full of
1215 opcodes into two half-sized ones. This permits GCC to compile
1216 this module, since it takes exponential space for initializers.
1217 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
1218
1219 Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
1220
1221 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
1222 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
1223 initialized structs in it.
1224
1225 Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
1226
1227 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
1228 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
1229 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
1230
1231 Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
1232
1233 * mips.h: document "i" and "j" operands correctly.
1234
1235 Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
1236
1237 * mips.h: Removed endianness dependency.
1238
1239 Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
1240
1241 * h8300.h: include info on number of cycles per instruction.
1242
1243 Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
1244
1245 * hppa.h: Move handy aliases to the front. Fix masks for extract
1246 and deposit instructions.
1247
1248 Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
1249
1250 * i386.h: accept shld and shrd both with and without the shift
1251 count argument, which is always %cl.
1252
1253 Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
1254
1255 * i386.h (i386_optab_end, i386_regtab_end): Now const.
1256 (one_byte_segment_defaults, two_byte_segment_defaults,
1257 i386_prefixtab_end): Ditto.
1258
1259 Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
1260
1261 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
1262 for operand 2; from John Carr, jfc@dsg.dec.com.
1263
1264 Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
1265
1266 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
1267 always use 16-bit offsets. Makes calculated-size jump tables
1268 feasible.
1269
1270 Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
1271
1272 * i386.h: Fix one-operand forms of in* and out* patterns.
1273
1274 Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1275
1276 * m68k.h: Added CPU32 support.
1277
1278 Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
1279
1280 * mips.h (break): Disassemble the argument. Patch from
1281 jonathan@cs.stanford.edu (Jonathan Stone).
1282
1283 Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
1284
1285 * m68k.h: merged Motorola and MIT syntax.
1286
1287 Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1288
1289 * m68k.h (pmove): make the tests less strict, the 68k book is
1290 wrong.
1291
1292 Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
1293
1294 * m68k.h (m68ec030): Defined as alias for 68030.
1295 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
1296 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
1297 them. Tightened description of "fmovex" to distinguish it from
1298 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
1299 up descriptions that claimed versions were available for chips not
1300 supporting them. Added "pmovefd".
1301
1302 Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1303
1304 * m68k.h: fix where the . goes in divull
1305
1306 Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
1307
1308 * m68k.h: the cas2 instruction is supposed to be written with
1309 indirection on the last two operands, which can be either data or
1310 address registers. Added a new operand type 'r' which accepts
1311 either register type. Added new cases for cas2l and cas2w which
1312 use them. Corrected masks for cas2 which failed to recognize use
1313 of address register.
1314
1315 Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
1316
1317 * m68k.h: Merged in patches (mostly m68040-specific) from
1318 Colin Smith <colin@wrs.com>.
1319
1320 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
1321 base). Also cleaned up duplicates, re-ordered instructions for
1322 the sake of dis-assembling (so aliases come after standard names).
1323 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
1324
1325 Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
1326
1327 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
1328 all missing .s
1329
1330 Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
1331
1332 * sparc.h: Moved tables to BFD library.
1333
1334 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
1335
1336 Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
1337
1338 * h8300.h: Finish filling in all the holes in the opcode table,
1339 so that the Lucid C compiler can digest this as well...
1340
1341 Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
1342
1343 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
1344 Fix opcodes on various sizes of fild/fist instructions
1345 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
1346 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
1347
1348 Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
1349
1350 * h8300.h: Fill in all the holes in the opcode table so that the
1351 losing HPUX C compiler can digest this...
1352
1353 Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
1354
1355 * mips.h: Fix decoding of coprocessor instructions, somewhat.
1356 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
1357
1358 Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
1359
1360 * sparc.h: Add new architecture variant sparclite; add its scan
1361 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
1362
1363 Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
1364
1365 * mips.h: Add some more opcode synonyms (from Frank Yellin,
1366 fy@lucid.com).
1367
1368 Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
1369
1370 * rs6k.h: New version from IBM (Metin).
1371
1372 Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
1373
1374 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
1375 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
1376
1377 Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
1378
1379 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
1380
1381 Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
1382
1383 * m68k.h (one, two): Cast macro args to unsigned to suppress
1384 complaints from compiler and lint about integer overflow during
1385 shift.
1386
1387 Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
1388
1389 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
1390
1391 Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
1392
1393 * mips.h: Make bitfield layout depend on the HOST compiler,
1394 not on the TARGET system.
1395
1396 Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
1397
1398 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
1399 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
1400 <TRANLE@INTELLICORP.COM>.
1401
1402 Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
1403
1404 * h8300.h: turned op_type enum into #define list
1405
1406 Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
1407
1408 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
1409 similar instructions -- they've been renamed to "fitoq", etc.
1410 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
1411 number of arguments.
1412 * h8300.h: Remove extra ; which produces compiler warning.
1413
1414 Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
1415
1416 * sparc.h: fix opcode for tsubcctv.
1417
1418 Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
1419
1420 * sparc.h: fba and cba are now aliases for fb and cb respectively.
1421
1422 Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
1423
1424 * sparc.h (nop): Made the 'lose' field be even tighter,
1425 so only a standard 'nop' is disassembled as a nop.
1426
1427 Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
1428
1429 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
1430 disassembled as a nop.
1431
1432 Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
1433
1434 * sparc.h: fix a typo.
1435
1436 Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
1437
1438 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
1439 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
1440 vax.h, ChangeLog: renamed from ../<foo>-opcode.h
1441
1442 \f
1443 Local Variables:
1444 version-control: never
1445 End:
This page took 0.077292 seconds and 5 git commands to generate.