* ia64.h: Use #include "" instead of <> for local header files.
[deliverable/binutils-gdb.git] / include / opcode / ChangeLog
1 2002-05-25 Alan Modra <amodra@bigpond.net.au>
2
3 * ia64.h: Use #include "" instead of <> for local header files.
4 * sparc.h: Likewise.
5
6 2002-05-22 Thiemo Seufer <seufer@csv.ica.uni-stuttgart.de>
7
8 * mips.h: Add M_DROL, M_DROL_I, M_DROR, M_DROR_I macro cases.
9
10 2002-05-17 Andrey Volkov <avolkov@sources.redhat.com>
11
12 * h8300.h: Corrected defs of all control regs
13 and eepmov instr.
14
15 2002-04-11 Alan Modra <amodra@bigpond.net.au>
16
17 * i386.h: Add intel mode cmpsd and movsd.
18 Put them before SSE2 insns, so that rep prefix works.
19
20 2002-03-15 Chris G. Demetriou <cgd@broadcom.com>
21
22 * mips.h (INSN_MIPS3D): New definition used to mark MIPS-3D
23 instructions.
24 (OPCODE_IS_MEMBER): Adjust comments to indicate that ASE bit masks
25 may be passed along with the ISA bitmask.
26
27 2002-03-05 Paul Koning <pkoning@equallogic.com>
28
29 * pdp11.h: Add format codes for float instruction formats.
30
31 2002-02-25 Alan Modra <amodra@bigpond.net.au>
32
33 * ppc.h (PPC_OPCODE_POWER4, PPC_OPCODE_NOPOWER4): Define.
34
35 Mon Feb 18 17:31:48 CET 2002 Jan Hubicka <jh@suse.cz>
36
37 * i386.h (push,pop): Fix Reg64 to WordReg to allow 16bit operands.
38
39 Mon Feb 11 12:53:19 CET 2002 Jan Hubicka <jh@suse.cz>
40
41 * i386.h (push,pop): Allow 16bit operands in 64bit mode.
42 (xchg): Fix.
43 (in, out): Disable 64bit operands.
44 (call, jmp): Avoid REX prefixes.
45 (jcxz): Prohibit in 64bit mode
46 (jrcxz, loop): Add 64bit variants.
47 (movq): Fix patterns.
48 (movmskps, pextrw, pinstrw): Add 64bit variants.
49
50 2002-01-31 Ivan Guzvinec <ivang@opencores.org>
51
52 * or32.h: New file.
53
54 2002-01-22 Graydon Hoare <graydon@redhat.com>
55
56 * cgen.h (CGEN_MAYBE_MULTI_IFLD): New structure.
57 (CGEN_OPERAND): Add CGEN_MAYBE_MULTI_IFLD field.
58
59 2002-01-21 Thomas Klausner <wiz@danbala.ifoer.tuwien.ac.at>
60
61 * h8300.h: Comment typo fix.
62
63 2002-01-03 matthew green <mrg@redhat.com>
64
65 * ppc.h (PPC_OPCODE_BOOKE): BookE is not Motorola specific.
66 (PPC_OPCODE_BOOKE64): Likewise.
67
68 Mon Dec 31 16:45:41 2001 Jeffrey A Law (law@cygnus.com)
69
70 * hppa.h (call, ret): Move to end of table.
71 (addb, addib): PA2.0 variants should have been PA2.0W.
72 (ldw, ldh, ldb, stw, sth, stb, stwa): Reorder to keep disassembler
73 happy.
74 (fldw, fldd, fstw, fstd, bb): Likewise.
75 (short loads/stores): Tweak format specifier slightly to keep
76 disassembler happy.
77 (indexed loads/stores): Likewise.
78 (absolute loads/stores): Likewise.
79
80 2001-12-04 Alexandre Oliva <aoliva@redhat.com>
81
82 * d10v.h (OPERAND_NOSP): New macro.
83
84 2001-11-29 Alexandre Oliva <aoliva@redhat.com>
85
86 * d10v.h (OPERAND_SP): New macro.
87
88 2001-11-15 Alan Modra <amodra@bigpond.net.au>
89
90 * ppc.h (struct powerpc_operand <insert, extract>): Add dialect param.
91
92 2001-11-11 Timothy Wall <twall@alum.mit.edu>
93
94 * tic54x.h: Revise opcode layout; don't really need a separate
95 structure for parallel opcodes.
96
97 2001-11-13 Zack Weinberg <zack@codesourcery.com>
98 Alan Modra <amodra@bigpond.net.au>
99
100 * i386.h (i386_optab): Add entries for "sldr", "smsw" and "str" to
101 accept WordReg.
102
103 2001-11-04 Chris Demetriou <cgd@broadcom.com>
104
105 * mips.h (OPCODE_IS_MEMBER): Remove extra space.
106
107 2001-10-30 Hans-Peter Nilsson <hp@bitrange.com>
108
109 * mmix.h: New file.
110
111 2001-10-18 Chris Demetriou <cgd@broadcom.com>
112
113 * mips.h (OPCODE_IS_MEMBER): Add a no-op term to the end
114 of the expression, to make source code merging easier.
115
116 2001-10-17 Chris Demetriou <cgd@broadcom.com>
117
118 * mips.h: Sort coprocessor instruction argument characters
119 in comment, add a few more words of description for "H".
120
121 2001-10-17 Chris Demetriou <cgd@broadcom.com>
122
123 * mips.h (INSN_SB1): New cpu-specific instruction bit.
124 (OPCODE_IS_MEMBER): Allow instructions matching INSN_SB1
125 if cpu is CPU_SB1.
126
127 2001-10-17 matthew green <mrg@redhat.com>
128
129 * ppc.h (PPC_OPCODE_BOOKE64): Fix typo.
130
131 2001-10-12 matthew green <mrg@redhat.com>
132
133 * ppc.h (PPC_OPCODE_BOOKE, PPC_OPCODE_BOOKE64, PPC_OPCODE_403): New
134 opcode flags for BookE 32-bit, BookE 64-bit and PowerPC 403
135 instructions, respectively.
136
137 2001-09-27 Nick Clifton <nickc@cambridge.redhat.com>
138
139 * v850.h: Remove spurious comment.
140
141 2001-09-21 Nick Clifton <nickc@cambridge.redhat.com>
142
143 * h8300.h: Fix compile time warning messages
144
145 2001-09-04 Richard Henderson <rth@redhat.com>
146
147 * alpha.h (struct alpha_operand): Pack elements into bitfields.
148
149 2001-08-31 Eric Christopher <echristo@redhat.com>
150
151 * mips.h: Remove CPU_MIPS32_4K.
152
153 2001-08-27 Torbjorn Granlund <tege@swox.com>
154
155 * ppc.h (PPC_OPERAND_DS): Define.
156
157 2001-08-25 Andreas Jaeger <aj@suse.de>
158
159 * d30v.h: Fix declaration of reg_name_cnt.
160
161 * d10v.h: Fix declaration of d10v_reg_name_cnt.
162
163 * arc.h: Add prototypes from opcodes/arc-opc.c.
164
165 2001-08-16 Thiemo Seufer <seufer@csv.ica.uni-stuttgart.de>
166
167 * mips.h (INSN_10000): Define.
168 (OPCODE_IS_MEMBER): Check for INSN_10000.
169
170 2001-08-10 Alan Modra <amodra@one.net.au>
171
172 * ppc.h: Revert 2001-08-08.
173
174 2001-08-10 Richard Sandiford <rsandifo@redhat.com>
175
176 * mips.h (INSN_GP32): Remove.
177 (OPCODE_IS_MEMBER): Remove gp32 parameter.
178 (M_MOVE): New macro identifier.
179
180 2001-08-08 Alan Modra <amodra@one.net.au>
181
182 1999-10-25 Torbjorn Granlund <tege@swox.com>
183 * ppc.h (struct powerpc_operand): New field `reloc'.
184
185 2001-08-01 Aldy Hernandez <aldyh@redhat.com>
186
187 * mips.h (INSN_ISA_MASK): Nuke bits 12-15.
188
189 2001-07-12 Jeff Johnston <jjohnstn@redhat.com>
190
191 * cgen.h (CGEN_INSN): Add regex support.
192 (build_insn_regex): Declare.
193
194 2001-07-11 Frank Ch. Eigler <fche@redhat.com>
195
196 * cgen.h (CGEN_MACH): Add insn_chunk_bitsize field.
197 (cgen_cpu_desc): Ditto.
198
199 2001-07-07 Ben Elliston <bje@redhat.com>
200
201 * m88k.h: Clean up and reformat. Remove unused code.
202
203 2001-06-14 Geoffrey Keating <geoffk@redhat.com>
204
205 * cgen.h (cgen_keyword): Add nonalpha_chars field.
206
207 2001-05-23 Thiemo Seufer <seufer@csv.ica.uni-stuttgart.de>
208
209 * mips.h (CPU_R12000): Define.
210
211 2001-05-23 John Healy <jhealy@redhat.com>
212
213 * cgen.h: Increased CGEN_MAX_SYNTAX_ELEMENTS to 48.
214
215 2001-05-15 Thiemo Seufer <seufer@csv.ica.uni-stuttgart.de>
216
217 * mips.h (INSN_ISA_MASK): Define.
218
219 2001-05-12 Alan Modra <amodra@one.net.au>
220
221 * i386.h (i386_optab): Second operand of cvtps2dq is an xmm reg,
222 not an mmx reg. Swap xmm/mmx regs on both movdq2q and movq2dq,
223 and use InvMem as these insns must have register operands.
224
225 2001-05-04 Alan Modra <amodra@one.net.au>
226
227 * i386.h (i386_optab): Move InvMem to first operand of pmovmskb
228 and pextrw to swap reg/rm assignments.
229
230 2001-04-05 Hans-Peter Nilsson <hp@axis.com>
231
232 * cris.h (enum cris_insn_version_usage): Correct comment for
233 cris_ver_v3p.
234
235 2001-03-24 Alan Modra <alan@linuxcare.com.au>
236
237 * i386.h (i386_optab): Correct entry for "movntdq". Add "punpcklqdq".
238 Add InvMem to first operand of "maskmovdqu".
239
240 2001-03-22 Hans-Peter Nilsson <hp@axis.com>
241
242 * cris.h (ADD_PC_INCR_OPCODE): New macro.
243
244 2001-03-21 Kazu Hirata <kazu@hxi.com>
245
246 * h8300.h: Fix formatting.
247
248 2001-03-22 Alan Modra <alan@linuxcare.com.au>
249
250 * i386.h (i386_optab): Add paddq, psubq.
251
252 2001-03-19 Alan Modra <alan@linuxcare.com.au>
253
254 * i386.h (REGNAM_AL, REGNAM_AX, REGNAM_EAX): Define.
255
256 2001-02-28 Igor Shevlyakov <igor@windriver.com>
257
258 * m68k.h: new defines for Coldfire V4. Update mcf to know
259 about mcf5407.
260
261 2001-02-18 lars brinkhoff <lars@nocrew.org>
262
263 * pdp11.h: New file.
264
265 2001-02-12 Jan Hubicka <jh@suse.cz>
266
267 * i386.h (i386_optab): SSE integer converison instructions have
268 64bit versions on x86-64.
269
270 2001-02-10 Nick Clifton <nickc@redhat.com>
271
272 * mips.h: Remove extraneous whitespace. Formating change to allow
273 for future contribution.
274
275 2001-02-09 Martin Schwidefsky <schwidefsky@de.ibm.com>
276
277 * s390.h: New file.
278
279 2001-02-02 Patrick Macdonald <patrickm@redhat.com>
280
281 * cgen.h (CGEN_SYNTAX_CHAR_TYPE): Typedef as unsigned short.
282 (CGEN_MAX_SYNTAX_ELEMENTS): Rename from CGEN_MAX_SYNTAX_BYTES.
283 (CGEN_SYNTAX): Define using CGEN_MAX_SYNTAX_ELEMENTS.
284
285 2001-01-24 Karsten Keil <kkeil@suse.de>
286
287 * i386.h (i386_optab): Fix swapgs
288
289 2001-01-14 Alan Modra <alan@linuxcare.com.au>
290
291 * hppa.h: Describe new '<' and '>' operand types, and tidy
292 existing comments.
293 (pa_opcodes): Add entries for missing wide mode ldi,ldo,ldw,stw.
294 Remove duplicate "ldw j(s,b),x". Sort some entries.
295
296 2001-01-13 Jan Hubicka <jh@suse.cz>
297
298 * i386.h (i386_optab): Fix pusha and ret templates.
299
300 2001-01-11 Peter Targett <peter.targett@arccores.com>
301
302 * arc.h (ARC_MACH_5, ARC_MACH_6, ARC_MACH_7, ARC_MACH_8): New
303 definitions for masking cpu type.
304 (arc_ext_operand_value) New structure for storing extended
305 operands.
306 (ARC_OPERAND_*) Flags for operand values.
307
308 2001-01-10 Jan Hubicka <jh@suse.cz>
309
310 * i386.h (pinsrw): Add.
311 (pshufw): Remove.
312 (cvttpd2dq): Fix operands.
313 (cvttps2dq): Likewise.
314 (movq2q): Rename to movdq2q.
315
316 2001-01-10 Richard Schaal <richard.schaal@intel.com>
317
318 * i386.h: Correct movnti instruction.
319
320 2001-01-09 Jeff Johnston <jjohnstn@redhat.com>
321
322 * cgen.h (CGEN_SYNTAX_CHAR_TYPE): New typedef based on max number
323 of operands (unsigned char or unsigned short).
324 (CGEN_SYNTAX): Changed to make array CGEN_SYNTAX_CHAR_TYPE.
325 (CGEN_SYNTAX_CHAR): Changed to cast to unsigned char.
326
327 2001-01-05 Jan Hubicka <jh@suse.cz>
328
329 * i386.h (i386_optab): Make [sml]fence template to use immext field.
330
331 2001-01-03 Jan Hubicka <jh@suse.cz>
332
333 * i386.h (i386_optab): Fix 64bit pushf template; Add instructions
334 introduced by Pentium4
335
336 2000-12-30 Jan Hubicka <jh@suse.cz>
337
338 * i386.h (i386_optab): Add "rex*" instructions;
339 add swapgs; disable jmp/call far direct instructions for
340 64bit mode; add syscall and sysret; disable registers for 0xc6
341 template. Add 'q' suffixes to extendable instructions, disable
342 obsolete instructions, add new sign/zero extension ones.
343 (i386_regtab): Add extended registers.
344 (*Suf): Add No_qSuf.
345 (q_Suf, wlq_Suf, bwlq_Suf): New.
346
347 2000-12-20 Jan Hubicka <jh@suse.cz>
348
349 * i386.h (i386_optab): Replace "Imm" with "EncImm".
350 (i386_regtab): Add flags field.
351
352 2000-12-12 Nick Clifton <nickc@redhat.com>
353
354 * mips.h: Fix formatting.
355
356 2000-12-01 Chris Demetriou <cgd@sibyte.com>
357
358 mips.h (OP_MASK_SYSCALL, OP_SH_SYSCALL): Delete.
359 (OP_MASK_CODE20, OP_SH_CODE20): Define, with values of old
360 OP_*_SYSCALL definitions.
361 (OP_SH_CODE19, OP_MASK_CODE19): Define, for use as
362 19 bit wait codes.
363 (MIPS operand specifier comments): Remove 'm', add 'U' and
364 'J', and update the meaning of 'B' so that it's more general.
365
366 * mips.h (INSN_ISA1, INSN_ISA2, INSN_ISA3, INSN_ISA4,
367 INSN_ISA5): Renumber, redefine to mean the ISA at which the
368 instruction was added.
369 (INSN_ISA32): New constant.
370 (INSN_4650, INSN_4010, INSN_4100, INSN_3900, INSN_GP32):
371 Renumber to avoid new and/or renumbered INSN_* constants.
372 (INSN_MIPS32): Delete.
373 (ISA_UNKNOWN): New constant to indicate unknown ISA.
374 (ISA_MIPS1, ISA_MIPS2, ISA_MIPS3, ISA_MIPS4, ISA_MIPS5,
375 ISA_MIPS32): New constants, defined to be the mask of INSN_*
376 constants available at that ISA level.
377 (CPU_UNKNOWN): New constant to indicate unknown CPU.
378 (CPU_4K, CPU_MIPS32_4K): Rename the former to the latter,
379 define it with a unique value.
380 (OPCODE_IS_MEMBER): Update for new ISA membership-related
381 constant meanings.
382
383 * mips.h (INSN_ISA64, ISA_MIPS5, ISA_MIPS64): New
384 definitions.
385
386 * mips.h (CPU_SB1): New constant.
387
388 2000-10-20 Jakub Jelinek <jakub@redhat.com>
389
390 * sparc.h (enum sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_V9B.
391 Note that '3' is used for siam operand.
392
393 2000-09-22 Jim Wilson <wilson@cygnus.com>
394
395 * ia64.h (enum ia64_dependency_semantics): Add IA64_DVS_STOP.
396
397 2000-09-13 Anders Norlander <anorland@acc.umu.se>
398
399 * mips.h: Use defines instead of hard-coded processor numbers.
400 (CPU_R2000, CPU_R3000, CPU_R3900, CPU_R4000, CPU_R4010,
401 CPU_VR4100, CPU_R4111, CPU_R4300, CPU_R4400, CPU_R4600, CPU_R4650,
402 CPU_R5000, CPU_R6000, CPU_R8000, CPU_R10000, CPU_MIPS32, CPU_4K,
403 CPU_4KC, CPU_4KM, CPU_4KP): Define..
404 (OPCODE_IS_MEMBER): Use new defines.
405 (OP_MASK_SEL, OP_SH_SEL): Define.
406 (OP_MASK_CODE20, OP_SH_CODE20): Define.
407 Add 'P' to used characters.
408 Use 'H' for coprocessor select field.
409 Use 'm' for 20 bit breakpoint code.
410 Document new arg characters and add to used characters.
411 (INSN_MIPS32): New define for MIPS32 extensions.
412 (OPCODE_IS_MEMBER): Recognize MIPS32 instructions.
413
414 2000-09-05 Alan Modra <alan@linuxcare.com.au>
415
416 * hppa.h: Mention cz completer.
417
418 2000-08-16 Jim Wilson <wilson@cygnus.com>
419
420 * ia64.h (IA64_OPCODE_POSTINC): New.
421
422 2000-08-15 H.J. Lu <hjl@gnu.org>
423
424 * i386.h: Swap the Intel syntax "movsx"/"movzx" due to the
425 IgnoreSize change.
426
427 2000-08-08 Jason Eckhardt <jle@cygnus.com>
428
429 * i860.h: Small formatting adjustments.
430
431 2000-07-29 Marek Michalkiewicz <marekm@linux.org.pl>
432
433 * avr.h (AVR_UNDEF_P, AVR_SKIP_P, AVR_DISP0_P): New macros.
434 Move related opcodes closer to each other.
435 Minor changes in comments, list undefined opcodes.
436
437 2000-07-26 Dave Brolley <brolley@redhat.com>
438
439 * cgen.h (cgen_hw_lookup_by_num): Second parameter is unsigned.
440
441 2000-07-22 Jason Eckhardt <jle@cygnus.com>
442
443 * i860.h (btne, bte, bla): Changed these opcodes
444 to use sbroff ('r') instead of split16 ('s').
445 (J, K, L, M): New operand types for 16-bit aligned fields.
446 (ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to
447 use I, J, K, L, M instead of just I.
448 (T, U): New operand types for split 16-bit aligned fields.
449 (st.x): Changed these opcodes to use S, T, U instead of just S.
450 (andh, andnoth, orh, xorh): Deleted 3-register forms as they do not
451 exist on the i860.
452 (pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860.
453 (pfeq.ss, pfeq.dd): New opcodes.
454 (st.s): Fixed incorrect mask bits.
455 (fmlow): Fixed incorrect mask bits.
456 (fzchkl, pfzchkl): Fixed incorrect mask bits.
457 (faddz, pfaddz): Fixed incorrect mask bits.
458 (form, pform): Fixed incorrect mask bits.
459 (pfld.l): Fixed incorrect mask bits.
460 (fst.q): Fixed incorrect mask bits.
461 (all floating point opcodes): Fixed incorrect mask bits for
462 handling of dual bit.
463
464 2000-07-20 Hans-Peter Nilsson <hp@axis.com>
465
466 cris.h: New file.
467
468 2000-06-26 Marek Michalkiewicz <marekm@linux.org.pl>
469
470 * avr.h (AVR_ISA_WRAP): Remove, now assumed if not AVR_ISA_MEGA.
471 (AVR_ISA_ESPM): Remove, because ESPM removed in databook update.
472 (AVR_ISA_85xx): Remove, all uses changed back to AVR_ISA_2xxx.
473 (AVR_ISA_M83): Define for ATmega83, ATmega85.
474 (espm): Remove, because ESPM removed in databook update.
475 (eicall, eijmp): Move to the end of opcode table.
476
477 2000-06-18 Stephane Carrez <stcarrez@worldnet.fr>
478
479 * m68hc11.h: New file for support of Motorola 68hc11.
480
481 Fri Jun 9 21:51:50 2000 Denis Chertykov <denisc@overta.ru>
482
483 * avr.h: clr,lsl,rol, ... moved after add,adc, ...
484
485 Wed Jun 7 21:39:54 2000 Denis Chertykov <denisc@overta.ru>
486
487 * avr.h: New file with AVR opcodes.
488
489 Wed Apr 12 17:11:20 2000 Donald Lindsay <dlindsay@hound.cygnus.com>
490
491 * d10v.h: added ALONE attribute for d10v_opcode.exec_type.
492
493 2000-05-23 Maciej W. Rozycki <macro@ds2.pg.gda.pl>
494
495 * i386.h: Allow d suffix on iret, and add DefaultSize modifier.
496
497 2000-05-17 Maciej W. Rozycki <macro@ds2.pg.gda.pl>
498
499 * i386.h: Use sl_FP, not sl_Suf for fild.
500
501 2000-05-16 Frank Ch. Eigler <fche@redhat.com>
502
503 * cgen.h (CGEN_MAX_SYNTAX_BYTES): Increase to 32. Check that
504 it exceeds CGEN_ACTUAL_MAX_SYNTAX_BYTES, if set.
505 (CGEN_MAX_IFMT_OPERANDS): Increase to 16. Check that it exceeds
506 CGEN_ACTUAL_MAX_IFMT_OPERANDS, if set.
507
508 2000-05-13 Alan Modra <alan@linuxcare.com.au>,
509
510 * i386.h (i386_optab): Cpu686 for sysenter,sysexit,fxsave,fxrestore.
511
512 2000-05-13 Alan Modra <alan@linuxcare.com.au>,
513 Alexander Sokolov <robocop@netlink.ru>
514
515 * i386.h (i386_optab): Add cpu_flags for all instructions.
516
517 2000-05-13 Alan Modra <alan@linuxcare.com.au>
518
519 From Gavin Romig-Koch <gavin@cygnus.com>
520 * i386.h (wld_Suf): Define. Use on pushf, popf, pusha, popa.
521
522 2000-05-04 Timothy Wall <twall@cygnus.com>
523
524 * tic54x.h: New.
525
526 2000-05-03 J.T. Conklin <jtc@redback.com>
527
528 * ppc.h (PPC_OPCODE_ALTIVEC): New opcode flag for vector unit.
529 (PPC_OPERAND_VR): New operand flag for vector registers.
530
531 2000-05-01 Kazu Hirata <kazu@hxi.com>
532
533 * h8300.h (EOP): Add missing initializer.
534
535 Fri Apr 21 15:03:37 2000 Jason Eckhardt <jle@cygnus.com>
536
537 * hppa.h (pa_opcodes): New opcodes for PA2.0 wide mode
538 forms of ld/st{b,h,w,d} and fld/fst{w,d} (16-bit displacements).
539 New operand types l,y,&,fe,fE,fx added to support above forms.
540 (pa_opcodes): Replaced usage of 'x' as source/target for
541 floating point double-word loads/stores with 'fx'.
542
543 Fri Apr 21 13:20:53 2000 Richard Henderson <rth@cygnus.com>
544 David Mosberger <davidm@hpl.hp.com>
545 Timothy Wall <twall@cygnus.com>
546 Jim Wilson <wilson@cygnus.com>
547
548 * ia64.h: New file.
549
550 2000-03-27 Nick Clifton <nickc@cygnus.com>
551
552 * d30v.h (SHORT_A1): Fix value.
553 (SHORT_AR): Renumber so that it is at the end of the list of short
554 instructions, not the end of the list of long instructions.
555
556 2000-03-26 Alan Modra <alan@linuxcare.com>
557
558 * i386.h: (UNIXWARE_COMPAT): Rename to SYSV386_COMPAT as the
559 problem isn't really specific to Unixware.
560 (OLDGCC_COMPAT): Define.
561 (i386_optab): If !OLDGCC_COMPAT, don't handle fsubp etc. with
562 destination %st(0).
563 Fix lots of comments.
564
565 2000-03-02 J"orn Rennecke <amylaar@cygnus.co.uk>
566
567 * d30v.h:
568 (SHORT_B2r, SHORT_B3, SHORT_B3r, SHORT_B3b, SHORT_B3br): Updated.
569 (SHORT_D1r, SHORT_D2, SHORT_D2r, SHORT_D2Br, SHORT_U): Updated.
570 (SHORT_F, SHORT_AF, SHORT_T, SHORT_A5, SHORT_CMP, SHORT_CMPU): Updated.
571 (SHORT_A1, SHORT_AA, SHORT_RA, SHORT_MODINC, SHORT_MODDEC): Updated.
572 (SHORT_C1, SHORT_C2, SHORT_UF, SHORT_A2, SHORT_NONE, LONG): Updated.
573 (LONG_U, LONG_Ur, LONG_CMP, LONG_M, LONG_M2, LONG_2, LONG_2r): Updated.
574 (LONG_2b, LONG_2br, LONG_D, LONG_Dr, LONG_Dbr): Updated.
575
576 2000-02-25 Alan Modra <alan@spri.levels.unisa.edu.au>
577
578 * i386.h (fild, fistp): Change intel d_Suf form to fildd and
579 fistpd without suffix.
580
581 2000-02-24 Nick Clifton <nickc@cygnus.com>
582
583 * cgen.h (cgen_cpu_desc): Rename field 'flags' to
584 'signed_overflow_ok_p'.
585 Delete prototypes for cgen_set_flags() and cgen_get_flags().
586
587 2000-02-24 Andrew Haley <aph@cygnus.com>
588
589 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
590 (CGEN_CPU_TABLE): flags: new field.
591 Add prototypes for new functions.
592
593 2000-02-24 Alan Modra <alan@spri.levels.unisa.edu.au>
594
595 * i386.h: Add some more UNIXWARE_COMPAT comments.
596
597 2000-02-23 Linas Vepstas <linas@linas.org>
598
599 * i370.h: New file.
600
601 2000-02-22 Chandra Chavva <cchavva@cygnus.com>
602
603 * d30v.h (FLAG_NOT_WITH_ADDSUBppp): Redefined as operation
604 cannot be combined in parallel with ADD/SUBppp.
605
606 2000-02-22 Andrew Haley <aph@cygnus.com>
607
608 * mips.h: (OPCODE_IS_MEMBER): Add comment.
609
610 1999-12-30 Andrew Haley <aph@cygnus.com>
611
612 * mips.h (OPCODE_IS_MEMBER): Add gp32 arg, which determines
613 whether synthetic opcodes (e.g. move) generate 32-bit or 64-bit
614 insns.
615
616 2000-01-15 Alan Modra <alan@spri.levels.unisa.edu.au>
617
618 * i386.h: Qualify intel mode far call and jmp with x_Suf.
619
620 1999-12-27 Alan Modra <alan@spri.levels.unisa.edu.au>
621
622 * i386.h: Add JumpAbsolute qualifier to all non-intel mode
623 indirect jumps and calls. Add FF/3 call for intel mode.
624
625 Wed Dec 1 03:05:25 1999 Jeffrey A Law (law@cygnus.com)
626
627 * mn10300.h: Add new operand types. Add new instruction formats.
628
629 Wed Nov 24 20:28:58 1999 Jeffrey A Law (law@cygnus.com)
630
631 * hppa.h (pa_opcodes): Correctly handle immediate for PA2.0 "bb"
632 instruction.
633
634 1999-11-18 Gavin Romig-Koch <gavin@cygnus.com>
635
636 * mips.h (INSN_ISA5): New.
637
638 1999-11-01 Gavin Romig-Koch <gavin@cygnus.com>
639
640 * mips.h (OPCODE_IS_MEMBER): New.
641
642 1999-10-29 Nick Clifton <nickc@cygnus.com>
643
644 * d30v.h (SHORT_AR): Define.
645
646 1999-10-18 Michael Meissner <meissner@cygnus.com>
647
648 * alpha.h (alpha_num_opcodes): Convert to unsigned.
649 (alpha_num_operands): Ditto.
650
651 Sun Oct 10 01:46:56 1999 Jerry Quinn <jerry.quinn.adv91@alum.dartmouth.org>
652
653 * hppa.h (pa_opcodes): Add load and store cache control to
654 instructions. Add ordered access load and store.
655
656 * hppa.h (pa_opcode): Add new entries for addb and addib.
657
658 * hppa.h (pa_opcodes): Fix cmpb and cmpib entries.
659
660 * hppa.h (pa_opcodes): Add entries for cmpb and cmpib.
661
662 Thu Oct 7 00:12:25 MDT 1999 Diego Novillo <dnovillo@cygnus.com>
663
664 * d10v.h: Add flag RESTRICTED_NUM3 for imm3 operands.
665
666 Thu Sep 23 07:08:38 1999 Jerry Quinn <jquinn@nortelnetworks.com>
667
668 * hppa.h (pa_opcodes): Add "call" and "ret". Clean up "b", "bve"
669 and "be" using completer prefixes.
670
671 * hppa.h (pa_opcodes): Add initializers to silence compiler.
672
673 * hppa.h: Update comments about character usage.
674
675 Mon Sep 20 03:55:31 1999 Jeffrey A Law (law@cygnus.com)
676
677 * hppa.h (pa_opcodes): Fix minor thinkos introduced while cleaning
678 up the new fstw & bve instructions.
679
680 Sun Sep 19 10:40:59 1999 Jeffrey A Law (law@cygnus.com)
681
682 * hppa.h (pa_opcodes): Add remaining PA2.0 integer load/store
683 instructions.
684
685 * hppa.h (pa_opcodes): Add remaining PA2.0 FP load/store instructions.
686
687 * hppa.h (pa_opcodes): Add long offset double word load/store
688 instructions.
689
690 * hppa.h (pa_opcodes): Add FLAG_STRICT variants of FP loads and
691 stores.
692
693 * hppa.h (pa_opcodes): Handle PA2.0 fcnv, fcmp and ftest insns.
694
695 * hppa.h (pa_opcodes): Finish support for PA2.0 "b" instructions.
696
697 * hppa.h (pa_opcodes): Handle PA2.0 "bve" instructions.
698
699 * hppa.h (pa_opcodes): Add new syntax "be" instructions.
700
701 * hppa.h (pa_opcodes): Note use of 'M' and 'L'.
702
703 * hppa.h (pa_opcodes): Add support for "b,l".
704
705 * hppa.h (pa_opcodes): Add support for "b,gate".
706
707 Sat Sep 18 11:41:16 1999 Jeffrey A Law (law@cygnus.com)
708
709 * hppa.h (pa_opcodes): Use 'fX' for first register operand
710 in xmpyu.
711
712 * hppa.h (pa_opcodes): Fix mask for probe and probei.
713
714 * hppa.h (pa_opcodes): Fix mask for depwi.
715
716 Tue Sep 7 13:44:25 1999 Jeffrey A Law (law@cygnus.com)
717
718 * hppa.h (pa_opcodes): Add "addil" variant which has the %r1 as
719 an explicit output argument.
720
721 Mon Sep 6 04:41:42 1999 Jeffrey A Law (law@cygnus.com)
722
723 * hppa.h: Add strict variants of PA1.0/PA1.1 loads and stores.
724 Add a few PA2.0 loads and store variants.
725
726 1999-09-04 Steve Chamberlain <sac@pobox.com>
727
728 * pj.h: New file.
729
730 1999-08-29 Alan Modra <alan@spri.levels.unisa.edu.au>
731
732 * i386.h (i386_regtab): Move %st to top of table, and split off
733 other fp reg entries.
734 (i386_float_regtab): To here.
735
736 Sat Aug 28 00:25:25 1999 Jerry Quinn <jquinn@nortelnetworks.com>
737
738 * hppa.h (pa_opcodes): Replace 'f' by 'v'. Prefix float register args
739 by 'f'.
740
741 * hppa.h (pa_opcodes): Add extrd, extrw, depd, depdi, depw, depwi.
742 Add supporting args.
743
744 * hppa.h: Document new completers and args.
745 * hppa.h (pa_opcodes): Add 64 bit patterns and pa2.0 syntax for uxor,
746 uaddcm, dcor, addi, add, sub, subi, shladd, rfi, and probe. Add pa2.0
747 extensions for ssm, rsm, pdtlb, pitlb. Add performance instructions
748 pmenb and pmdis.
749
750 * hppa.h (pa_opcodes): Add pa2.0 instructions hadd, hshl,
751 hshr, hsub, mixh, mixw, permh.
752
753 * hppa.h (pa_opcodes): Change completers in instructions to
754 use 'c' prefix.
755
756 * hppa.h (pa_opcodes): Add popbts, new forms of bb, havg,
757 hshladd, hshradd, shrpd, and shrpw instructions. Update arg comments.
758
759 * hppa.h (pa_opcodes): Change fmpyfadd, fmpynfadd, fneg,
760 fnegabs to use 'I' instead of 'F'.
761
762 1999-08-21 Alan Modra <alan@spri.levels.unisa.edu.au>
763
764 * i386.h: Add AMD athlon instructions, pfnacc, pfpnacc, pswapd.
765 Document pf2iw and pi2fw as athlon insns. Remove pswapw.
766 Alphabetically sort PIII insns.
767
768 Wed Aug 18 18:14:40 1999 Doug Evans <devans@canuck.cygnus.com>
769
770 * cgen.h (CGEN_INSN_MACH_HAS_P): New macro.
771
772 Fri Aug 6 09:46:35 1999 Jerry Quinn <jquinn@nortelnetworks.com>
773
774 * hppa.h (pa_opcodes): Add 64 bit versions of or, xor, and,
775 and andcm. Add 32 and 64 bit version of cmpclr, cmpiclr.
776
777 * hppa.h: Document 64 bit condition completers.
778
779 Thu Aug 5 16:56:07 1999 Jerry Quinn <jquinn@nortelnetworks.com>
780
781 * hppa.h (pa_opcodes): Change condition args to use '?' prefix.
782
783 1999-08-04 Alan Modra <alan@spri.levels.unisa.edu.au>
784
785 * i386.h (i386_optab): Add DefaultSize modifier to all insns
786 that implicitly modify %esp. #undef d_Suf, x_suf, sld_suf,
787 sldx_suf, bwld_Suf, d_FP, x_FP, sld_FP, sldx_FP at end of table.
788
789 Wed Jul 28 02:04:24 1999 Jerry Quinn <jquinn@nortelnetworks.com>
790 Jeff Law <law@cygnus.com>
791
792 * hppa.h (pa_opcodes): Add "pushnom" and "pushbts".
793
794 * hppa.h (pa_opcodes): Mark all PA2.0 opcodes with FLAG_STRICT.
795
796 * hppa.h (pa_opcodes): Change xmpyu, fmpyfadd,
797 and fmpynfadd to use 'J' and 'K' instead of 'E' and 'X'.
798
799 1999-07-13 Alan Modra <alan@spri.levels.unisa.edu.au>
800
801 * i386.h: Add "undocumented" AMD 3DNow! pf2iw, pi2fw, pswapw insns.
802
803 Thu Jul 1 00:17:24 1999 Jeffrey A Law (law@cygnus.com)
804
805 * hppa.h (struct pa_opcode): Add new field "flags".
806 (FLAGS_STRICT): Define.
807
808 Fri Jun 25 04:22:04 1999 Jerry Quinn <jquinn@nortelnetworks.com>
809 Jeff Law <law@cygnus.com>
810
811 * hppa.h (pa_opcodes): Add pa2.0 clrbts instruction.
812
813 * hppa.h (pa_opcodes): Add entries for mfia and mtsarcm instructions.
814
815 1999-06-23 Alan Modra <alan@spri.levels.unisa.edu.au>
816
817 * i386.h: Allow `l' suffix on bswap. Allow `w' suffix on arpl,
818 lldt, lmsw, ltr, str, verr, verw. Add FP flag to fcmov*. Add FP
819 flag to fcomi and friends.
820
821 Fri May 28 15:26:11 1999 Jeffrey A Law (law@cygnus.com)
822
823 * hppa.h (pa_opcodes): Move integer arithmetic instructions after
824 integer logical instructions.
825
826 1999-05-28 Linus Nordberg <linus.nordberg@canit.se>
827
828 * m68k.h: Document new formats `E', `G', `H' and new places `N',
829 `n', `o'.
830
831 * m68k.h: Define mcf5206e, mcf5307, mcf. Document new format `u'
832 and new places `m', `M', `h'.
833
834 Thu May 27 04:13:54 1999 Joel Sherrill (joel@OARcorp.com
835
836 * hppa.h (pa_opcodes): Add several processor specific system
837 instructions.
838
839 Wed May 26 16:57:44 1999 Jeffrey A Law (law@cygnus.com)
840
841 * hppa.h (pa_opcodes): Add second entry for "comb", "comib",
842 "addb", and "addib" to be used by the disassembler.
843
844 1999-05-12 Alan Modra <alan@apri.levels.unisa.edu.au>
845
846 * i386.h (ReverseModrm): Remove all occurences.
847 (InvMem): Add to control/debug/test mov insns, movhlps, movlhps,
848 movmskps, pextrw, pmovmskb, maskmovq.
849 Change NoSuf to FP on all MMX, XMM and AMD insns as these all
850 ignore the data size prefix.
851
852 * i386.h (i386_optab, i386_regtab): Add support for PIII SIMD.
853 Mostly stolen from Doug Ledford <dledford@redhat.com>
854
855 Sat May 8 23:27:35 1999 Richard Henderson <rth@cygnus.com>
856
857 * ppc.h (PPC_OPCODE_64_BRIDGE): New.
858
859 1999-04-14 Doug Evans <devans@casey.cygnus.com>
860
861 * cgen.h (CGEN_ATTR): Delete member num_nonbools.
862 (CGEN_ATTR_TYPE): Update.
863 (CGEN_ATTR_MASK): Number booleans starting at 0.
864 (CGEN_ATTR_VALUE): Update.
865 (CGEN_INSN_ATTR): Update.
866
867 Mon Apr 12 23:43:27 1999 Jeffrey A Law (law@cygnus.com)
868
869 * hppa.h (fmpyfadd, fmpynfadd, fneg, fnegabs): New PA2.0
870 instructions.
871
872 Tue Mar 23 11:24:38 1999 Jeffrey A Law (law@cygnus.com)
873
874 * hppa.h (bb, bvb): Tweak opcode/mask.
875
876
877 1999-03-22 Doug Evans <devans@casey.cygnus.com>
878
879 * cgen.h (CGEN_ISA,CGEN_MACH): New typedefs.
880 (struct cgen_cpu_desc): Rename member mach to machs. New member isas.
881 New members word_bitsize,default_insn_bitsize,base_insn-bitsize,
882 min_insn_bitsize,max_insn_bitsize,isa_table,mach_table,rebuild_tables.
883 Delete member max_insn_size.
884 (enum cgen_cpu_open_arg): New enum.
885 (cpu_open): Update prototype.
886 (cpu_open_1): Declare.
887 (cgen_set_cpu): Delete.
888
889 1999-03-11 Doug Evans <devans@casey.cygnus.com>
890
891 * cgen.h (CGEN_HW_TABLE): Delete `num_init_entries' member.
892 (CGEN_OPERAND_NIL): New macro.
893 (CGEN_OPERAND): New member `type'.
894 (@arch@_cgen_operand_table): Delete decl.
895 (CGEN_OPERAND_INDEX,CGEN_OPERAND_TYPE,CGEN_OPERAND_ENTRY): Delete.
896 (CGEN_OPERAND_TABLE): New struct.
897 (cgen_operand_lookup_by_name,cgen_operand_lookup_by_num): Declare.
898 (CGEN_OPINST): Pointer to operand table entry replaced with enum.
899 (CGEN_CPU_TABLE): New member `isa'. Change member `operand_table',
900 now a CGEN_OPERAND_TABLE. Add CGEN_CPU_DESC arg to
901 {get,set}_{int,vma}_operand.
902 (@arch@_cgen_cpu_open): New arg `isa'.
903 (cgen_set_cpu): Ditto.
904
905 Fri Feb 26 02:36:45 1999 Richard Henderson <rth@cygnus.com>
906
907 * i386.h: Fill in cmov and fcmov alternates. Add fcomi short forms.
908
909 1999-02-25 Doug Evans <devans@casey.cygnus.com>
910
911 * cgen.h (enum cgen_asm_type): Add CGEN_ASM_NONE.
912 (CGEN_HW_ENTRY): Delete member `next'. Change type of `type' to
913 enum cgen_hw_type.
914 (CGEN_HW_TABLE): New struct.
915 (hw_table): Delete declaration.
916 (CGEN_OPERAND): Change member hw to hw_type, change type from pointer
917 to table entry to enum.
918 (CGEN_OPINST): Ditto.
919 (CGEN_CPU_TABLE): Change member hw_list to hw_table.
920
921 Sat Feb 13 14:13:44 1999 Richard Henderson <rth@cygnus.com>
922
923 * alpha.h (AXP_OPCODE_EV6): New.
924 (AXP_OPCODE_NOPAL): Include it.
925
926 1999-02-09 Doug Evans <devans@casey.cygnus.com>
927
928 * cgen.h (CGEN_CPU_DESC): Renamed from CGEN_OPCODE_DESC.
929 All uses updated. New members int_insn_p, max_insn_size,
930 parse_operand,insert_operand,extract_operand,print_operand,
931 sizeof_fields,set_fields_bitsize,get_int_operand,set_int_operand,
932 get_vma_operand,set_vma_operand,parse_handlers,insert_handlers,
933 extract_handlers,print_handlers.
934 (CGEN_ATTR): Change type of num_nonbools to unsigned int.
935 (CGEN_ATTR_BOOL_OFFSET): New macro.
936 (CGEN_ATTR_MASK): Subtract it to compute bit number.
937 (CGEN_ATTR_VALUE): Redo bool/nonbool attr calculation.
938 (cgen_opcode_handler): Renamed from cgen_base.
939 (CGEN_HW_ATTR_VALUE): Renamed from CGEN_HW_ATTR, all uses updated.
940 (CGEN_OPERAND_ATTR_VALUE): Renamed from CGEN_OPERAND_ATTR,
941 all uses updated.
942 (CGEN_OPERAND_INDEX): Rewrite to use table entry, not global.
943 (enum cgen_opinst_type): Renamed from cgen_operand_instance_type.
944 (CGEN_IFLD_ATTR_VALUE): Renamed from CGEN_IFLD_ATTR, all uses updated.
945 (CGEN_OPCODE,CGEN_IBASE): New types.
946 (CGEN_INSN): Rewrite.
947 (CGEN_{ASM,DIS}_HASH*): Delete.
948 (init_opcode_table,init_ibld_table): Declare.
949 (CGEN_INSN_ATTR): New type.
950
951 Mon Feb 1 21:09:14 1999 Catherine Moore <clm@cygnus.com>
952
953 * i386.h (d_Suf, x_Suf, sld_Suf, sldx_Suf, bwld_Suf): Define.
954 (x_FP, d_FP, dls_FP, sldx_FP): Define.
955 Change *Suf definitions to include x and d suffixes.
956 (movsx): Use w_Suf and b_Suf.
957 (movzx): Likewise.
958 (movs): Use bwld_Suf.
959 (fld): Change ordering. Use sld_FP.
960 (fild): Add Intel Syntax equivalent of fildq.
961 (fst): Use sld_FP.
962 (fist): Use sld_FP.
963 (fstp): Use sld_FP. Add x_FP version.
964 (fistp): LLongMem version for Intel Syntax.
965 (fcom, fcomp): Use sld_FP.
966 (fadd, fiadd, fsub): Use sld_FP.
967 (fsubr): Use sld_FP.
968 (fmul, fimul, fdvi, fidiv, fdivr): Use sld_FP.
969
970 1999-01-27 Doug Evans <devans@casey.cygnus.com>
971
972 * cgen.h (enum cgen_mode): Add CGEN_MODE_TARGET_MAX, CGEN_MODE_INT,
973 CGEN_MODE_UINT.
974
975 1999-01-16 Jeffrey A Law (law@cygnus.com)
976
977 * hppa.h (bv): Fix mask.
978
979 1999-01-05 Doug Evans <devans@casey.cygnus.com>
980
981 * cgen.h (CGEN_ATTR_VALUE_TYPE): New typedef.
982 (CGEN_ATTR): Use it.
983 (CGEN_ATTR_TYPE,CGEN_ATTR_ENTRY): Ditto.
984 (CGEN_ATTR_TABLE): New member dfault.
985
986 1998-12-30 Gavin Romig-Koch <gavin@cygnus.com>
987
988 * mips.h (MIPS16_INSN_BRANCH): New.
989
990 Wed Dec 9 10:38:48 1998 David Taylor <taylor@texas.cygnus.com>
991
992 The following is part of a change made by Edith Epstein
993 <eepstein@sophia.cygnus.com> as part of a project to merge in
994 changes by HP; HP did not create ChangeLog entries.
995
996 * hppa.h (completer_chars): list of chars to not put a space
997 after.
998
999 Sun Dec 6 13:21:34 1998 Ian Lance Taylor <ian@cygnus.com>
1000
1001 * i386.h (i386_optab): Permit w suffix on processor control and
1002 status word instructions.
1003
1004 1998-11-30 Doug Evans <devans@casey.cygnus.com>
1005
1006 * cgen.h (struct cgen_hw_entry): Delete const on attrs member.
1007 (struct cgen_keyword_entry): Ditto.
1008 (struct cgen_operand): Ditto.
1009 (CGEN_IFLD): New typedef, with associated access macros.
1010 (CGEN_IFMT): New typedef, with associated access macros.
1011 (CGEN_IFMT): Renamed from CGEN_FORMAT. New member `iflds'.
1012 (CGEN_IVALUE): New typedef.
1013 (struct cgen_insn): Delete const on syntax,attrs members.
1014 `format' now points to format data. Type of `value' is now
1015 CGEN_IVALUE.
1016 (struct cgen_opcode_table): New member ifld_table.
1017
1018 1998-11-18 Doug Evans <devans@casey.cygnus.com>
1019
1020 * cgen.h (cgen_extract_fn): Update type of `base_insn' arg.
1021 (CGEN_OPERAND_INSTANCE): New member `attrs'.
1022 (CGEN_OPERAND_INSTANCE_{ATTRS,ATTR}): New macros.
1023 (cgen_dis_lookup_insn): Update type of `base_insn' arg.
1024 (cgen_opcode_table): Update type of dis_hash fn.
1025 (extract_operand): Update type of `insn_value' arg.
1026
1027 Thu Oct 29 11:38:36 1998 Doug Evans <devans@canuck.cygnus.com>
1028
1029 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Delete.
1030
1031 Tue Oct 27 08:57:59 1998 Gavin Romig-Koch <gavin@cygnus.com>
1032
1033 * mips.h (INSN_MULT): Added.
1034
1035 Tue Oct 20 11:31:34 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1036
1037 * i386.h (MAX_MNEM_SIZE): Rename from MAX_OPCODE_SIZE.
1038
1039 Mon Oct 19 12:50:00 1998 Doug Evans <devans@seba.cygnus.com>
1040
1041 * cgen.h (CGEN_INSN_INT): New typedef.
1042 (CGEN_INT_INSN_P): Renamed from CGEN_INT_INSN.
1043 (CGEN_INSN_BYTES): Renamed from cgen_insn_t.
1044 (CGEN_INSN_BYTES_PTR): New typedef.
1045 (CGEN_EXTRACT_INFO): New typedef.
1046 (cgen_insert_fn,cgen_extract_fn): Update.
1047 (cgen_opcode_table): New member `insn_endian'.
1048 (assemble_insn,lookup_insn,lookup_get_insn_operands): Update.
1049 (insert_operand,extract_operand): Update.
1050 (cgen_get_insn_value,cgen_put_insn_value): Add prototypes.
1051
1052 Fri Oct 9 13:38:13 1998 Doug Evans <devans@seba.cygnus.com>
1053
1054 * cgen.h (CGEN_ATTR_BOOLS): New macro.
1055 (struct CGEN_HW_ENTRY): New member `attrs'.
1056 (CGEN_HW_ATTR): New macro.
1057 (struct CGEN_OPERAND_INSTANCE): New member `name'.
1058 (CGEN_INSN_INVALID_P): New macro.
1059
1060 Mon Oct 5 00:21:07 1998 Jeffrey A Law (law@cygnus.com)
1061
1062 * hppa.h: Add "fid".
1063
1064 Sun Oct 4 21:00:00 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1065
1066 From Robert Andrew Dale <rob@nb.net>
1067 * i386.h (i386_optab): Add AMD 3DNow! instructions.
1068 (AMD_3DNOW_OPCODE): Define.
1069
1070 Tue Sep 22 17:53:47 1998 Nick Clifton <nickc@cygnus.com>
1071
1072 * d30v.h (EITHER_BUT_PREFER_MU): Define.
1073
1074 Mon Aug 10 14:09:38 1998 Doug Evans <devans@canuck.cygnus.com>
1075
1076 * cgen.h (cgen_insn): #if 0 out element `cdx'.
1077
1078 Mon Aug 3 12:21:57 1998 Doug Evans <devans@seba.cygnus.com>
1079
1080 Move all global state data into opcode table struct, and treat
1081 opcode table as something that is "opened/closed".
1082 * cgen.h (CGEN_OPCODE_DESC): New type.
1083 (all fns): New first arg of opcode table descriptor.
1084 (cgen_set_parse_operand_fn): Add prototype.
1085 (cgen_current_machine,cgen_current_endian): Delete.
1086 (CGEN_OPCODE_TABLE): New members mach,endian,operand_table,
1087 parse_operand_fn,asm_hash_table,asm_hash_table_entries,
1088 dis_hash_table,dis_hash_table_entries.
1089 (opcode_open,opcode_close): Add prototypes.
1090
1091 * cgen.h (cgen_insn): New element `cdx'.
1092
1093 Thu Jul 30 21:44:25 1998 Frank Ch. Eigler <fche@cygnus.com>
1094
1095 * d30v.h (FLAG_LKR): New flag for "left-kills-right" instructions.
1096
1097 Tue Jul 28 10:59:07 1998 Jeffrey A Law (law@cygnus.com)
1098
1099 * mn10300.h: Add "no_match_operands" field for instructions.
1100 (MN10300_MAX_OPERANDS): Define.
1101
1102 Fri Jul 24 11:44:24 1998 Doug Evans <devans@canuck.cygnus.com>
1103
1104 * cgen.h (cgen_macro_insn_count): Declare.
1105
1106 Tue Jul 21 13:12:13 1998 Doug Evans <devans@seba.cygnus.com>
1107
1108 * cgen.h (CGEN_VERSION_{MAJOR,MINOR,FIXLEVEL}): Define.
1109 (cgen_insert_fn,cgen_extract_fn): New arg `pc'.
1110 (get_operand,put_operand): Replaced with get_{int,vma}_operand,
1111 set_{int,vma}_operand.
1112
1113 Fri Jun 26 11:09:06 1998 Jeffrey A Law (law@cygnus.com)
1114
1115 * mn10300.h: Add "machine" field for instructions.
1116 (MN103, AM30): Define machine types.
1117
1118 Fri Jun 19 16:09:09 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1119
1120 * i386.h: Use FP, not sl_Suf, for fxsave and fxrstor.
1121
1122 1998-06-18 Ulrich Drepper <drepper@cygnus.com>
1123
1124 * i386.h: Add support for fxsave, fxrstor, sysenter and sysexit.
1125
1126 Sat Jun 13 11:31:35 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1127
1128 * i386.h (i386_optab): Add general form of aad and aam. Add ud2a
1129 and ud2b.
1130 (i386_regtab): Allow cr0..7, db0..7, dr0..7, tr0..7, not just
1131 those that happen to be implemented on pentiums.
1132
1133 Tue Jun 9 12:16:01 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1134
1135 * i386.h: Change occurences of Data16 to Size16, Data32 to Size32,
1136 IgnoreDataSize to IgnoreSize. Flag address and data size prefixes
1137 with Size16|IgnoreSize or Size32|IgnoreSize.
1138
1139 Mon Jun 8 12:15:52 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1140
1141 * i386.h (REPNE): Rename to REPNE_PREFIX_OPCODE.
1142 (REPE): Rename to REPE_PREFIX_OPCODE.
1143 (i386_regtab_end): Remove.
1144 (i386_prefixtab, i386_prefixtab_end): Remove.
1145 (i386_optab): Use NULL as sentinel rather than "" to suit rewrite
1146 of md_begin.
1147 (MAX_OPCODE_SIZE): Define.
1148 (i386_optab_end): Remove.
1149 (sl_Suf): Define.
1150 (sl_FP): Use sl_Suf.
1151
1152 * i386.h (i386_optab): Allow 16 bit displacement for `mov
1153 mem,acc'. Combine 16 and 32 bit forms of various insns. Allow 16
1154 bit form of ljmp. Add IsPrefix modifier to prefixes. Add addr32,
1155 data32, dword, and adword prefixes.
1156 (i386_regtab): Add BaseIndex modifier to valid 16 bit base/index
1157 regs.
1158
1159 Fri Jun 5 23:42:43 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1160
1161 * i386.h (i386_regtab): Remove BaseIndex modifier from esp.
1162
1163 * i386.h: Allow `l' suffix on fld, fst, fstp, fcom, fcomp with
1164 register operands, because this is a common idiom. Flag them with
1165 a warning. Allow illegal faddp, fsubp, fsubrp, fmulp, fdivp,
1166 fdivrp because gcc erroneously generates them. Also flag with a
1167 warning.
1168
1169 * i386.h: Add suffix modifiers to most insns, and tighter operand
1170 checks in some cases. Fix a number of UnixWare compatibility
1171 issues with float insns. Merge some floating point opcodes, using
1172 new FloatMF modifier.
1173 (WORD_PREFIX_OPCODE): Rename to DATA_PREFIX_OPCODE for
1174 consistency.
1175
1176 * i386.h: Change occurence of ShortformW to W|ShortForm. Add
1177 IgnoreDataSize where appropriate.
1178
1179 Wed Jun 3 18:28:45 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1180
1181 * i386.h: (one_byte_segment_defaults): Remove.
1182 (two_byte_segment_defaults): Remove.
1183 (i386_regtab): Add BaseIndex to 32 bit regs reg_type.
1184
1185 Fri May 15 15:59:04 1998 Doug Evans <devans@seba.cygnus.com>
1186
1187 * cgen.h (cgen_hw_lookup_by_name): Renamed from cgen_hw_lookup.
1188 (cgen_hw_lookup_by_num): Declare.
1189
1190 Thu May 7 09:27:58 1998 Frank Ch. Eigler <fche@cygnus.com>
1191
1192 * mips.h (OP_{SH,MASK}_CODE2): Added "q" operand format for lower
1193 ten bits of MIPS ISA1 "break" instruction, and for "sdbbp"
1194
1195 Thu May 7 02:14:08 1998 Doug Evans <devans@charmed.cygnus.com>
1196
1197 * cgen.h (cgen_asm_init_parse): Delete.
1198 (cgen_save_fixups,cgen_restore_fixups,cgen_swap_fixups): Delete.
1199 (cgen_asm_record_register,cgen_asm_finish_insn): Delete.
1200
1201 Mon Apr 27 10:13:11 1998 Doug Evans <devans@seba.cygnus.com>
1202
1203 * cgen.h (CGEN_ATTR_TYPE): Delete `const', moved to uses.
1204 (cgen_asm_finish_insn): Update prototype.
1205 (cgen_insn): New members num, data.
1206 (CGEN_INSN_TABLE): Members asm_hash, asm_hash_table_size,
1207 dis_hash, dis_hash_table_size moved to ...
1208 (CGEN_OPCODE_TABLE). Here. Renamed from CGEN_OPCODE_DATA.
1209 All uses updated. New members asm_hash_p, dis_hash_p.
1210 (CGEN_MINSN_EXPANSION): New struct.
1211 (cgen_expand_macro_insn): Declare.
1212 (cgen_macro_insn_count): Declare.
1213 (get_insn_operands): Update prototype.
1214 (lookup_get_insn_operands): Declare.
1215
1216 Tue Apr 21 17:11:32 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1217
1218 * i386.h (i386_optab): Change iclrKludge and imulKludge to
1219 regKludge. Add operands types for string instructions.
1220
1221 Mon Apr 20 14:40:29 1998 Tom Tromey <tromey@cygnus.com>
1222
1223 * i386.h (X): Renamed from `Z_' to preserve formatting of opcode
1224 table.
1225
1226 Sun Apr 19 13:54:06 1998 Tom Tromey <tromey@cygnus.com>
1227
1228 * i386.h (Z_): Renamed from `_' to avoid clash with common alias
1229 for `gettext'.
1230
1231 Fri Apr 3 12:04:48 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1232
1233 * i386.h: Remove NoModrm flag from all insns: it's never checked.
1234 Add IsString flag to string instructions.
1235 (IS_STRING): Don't define.
1236 (LOCK_PREFIX_OPCODE, CS_PREFIX_OPCODE, DS_PREFIX_OPCODE): Define.
1237 (ES_PREFIX_OPCODE, FS_PREFIX_OPCODE, GS_PREFIX_OPCODE): Define.
1238 (SS_PREFIX_OPCODE): Define.
1239
1240 Mon Mar 30 21:31:56 1998 Ian Lance Taylor <ian@cygnus.com>
1241
1242 * i386.h: Revert March 24 patch; no more LinearAddress.
1243
1244 Mon Mar 30 10:25:54 1998 Alan Modra <alan@spri.levels.unisa.edu.au>
1245
1246 * i386.h (i386_optab): Remove fwait (9b) from all floating point
1247 instructions, and instead add FWait opcode modifier. Add short
1248 form of fldenv and fstenv.
1249 (FWAIT_OPCODE): Define.
1250
1251 * i386.h (i386_optab): Change second operand constraint of `mov
1252 sreg,reg|mem' instruction from Reg16|Mem to WordReg|WordMem to
1253 allow legal instructions such as `movl %gs,%esi'
1254
1255 Fri Mar 27 18:30:52 1998 Ian Lance Taylor <ian@cygnus.com>
1256
1257 * h8300.h: Various changes to fully bracket initializers.
1258
1259 Tue Mar 24 18:32:47 1998 H.J. Lu <hjl@gnu.org>
1260
1261 * i386.h: Set LinearAddress for lidt and lgdt.
1262
1263 Mon Mar 2 10:44:07 1998 Doug Evans <devans@seba.cygnus.com>
1264
1265 * cgen.h (CGEN_BOOL_ATTR): New macro.
1266
1267 Thu Feb 26 15:54:31 1998 Michael Meissner <meissner@cygnus.com>
1268
1269 * d30v.h (FLAG_DELAY): New flag for delayed branches/jumps.
1270
1271 Mon Feb 23 10:38:21 1998 Doug Evans <devans@seba.cygnus.com>
1272
1273 * cgen.h (CGEN_CAT3): Delete. Use CONCAT3 now.
1274 (cgen_insn): Record syntax and format entries here, rather than
1275 separately.
1276
1277 Tue Feb 17 21:42:56 1998 Nick Clifton <nickc@cygnus.com>
1278
1279 * cgen.h (CGEN_SYNTAX_MAKE_FIELD): New macro.
1280
1281 Tue Feb 17 16:00:56 1998 Doug Evans <devans@seba.cygnus.com>
1282
1283 * cgen.h (cgen_insert_fn): Change type of result to const char *.
1284 (cgen_parse_{signed,unsigned}_integer): Delete min,max arguments.
1285 (CGEN_{INSN,KEYWORD,OPERAND}_NBOOL_ATTRS): Renamed from ..._MAX_ATTRS.
1286
1287 Thu Feb 12 18:30:41 1998 Doug Evans <devans@canuck.cygnus.com>
1288
1289 * cgen.h (lookup_insn): New argument alias_p.
1290
1291 Thu Feb 12 03:41:00 1998 J"orn Rennecke <amylaar@cygnus.co.uk>
1292
1293 Fix rac to accept only a0:
1294 * d10v.h (OPERAND_ACC): Split into:
1295 (OPERAND_ACC0, OPERAND_ACC1) .
1296 (OPERAND_GPR): Define.
1297
1298 Wed Feb 11 17:31:53 1998 Doug Evans <devans@seba.cygnus.com>
1299
1300 * cgen.h (CGEN_FIELDS): Define here.
1301 (CGEN_HW_ENTRY): New member `type'.
1302 (hw_list): Delete decl.
1303 (enum cgen_mode): Declare.
1304 (CGEN_OPERAND): New member `hw'.
1305 (enum cgen_operand_instance_type): Declare.
1306 (CGEN_OPERAND_INSTANCE): New type.
1307 (CGEN_INSN): New member `operands'.
1308 (CGEN_OPCODE_DATA): Make hw_list const.
1309 (get_insn_operands,lookup_insn): Add prototypes for.
1310
1311 Tue Feb 3 17:11:23 1998 Doug Evans <devans@seba.cygnus.com>
1312
1313 * cgen.h (CGEN_INSN_MAX_ATTRS): Renamed from CGEN_MAX_INSN_ATTRS.
1314 (CGEN_HW_ENTRY): Move `next' entry to end of struct.
1315 (CGEN_KEYWORD_MAX_ATTRS): Renamed from CGEN_MAX_KEYWORD_ATTRS.
1316 (CGEN_OPERAND_MAX_ATTRS): Renamed from CGEN_MAX_OPERAND_ATTRS.
1317
1318 Mon Feb 2 19:19:15 1998 Ian Lance Taylor <ian@cygnus.com>
1319
1320 * cgen.h: Correct typo in comment end marker.
1321
1322 Mon Feb 2 17:10:38 1998 Steve Haworth <steve@pm.cse.rmit.EDU.AU>
1323
1324 * tic30.h: New file.
1325
1326 Thu Jan 22 17:54:56 1998 Nick Clifton <nickc@cygnus.com>
1327
1328 * cgen.h: Add prototypes for cgen_save_fixups(),
1329 cgen_restore_fixups(), and cgen_swap_fixups(). Change prototype
1330 of cgen_asm_finish_insn() to return a char *.
1331
1332 Wed Jan 14 17:21:43 1998 Nick Clifton <nickc@cygnus.com>
1333
1334 * cgen.h: Formatting changes to improve readability.
1335
1336 Mon Jan 12 11:37:36 1998 Doug Evans <devans@seba.cygnus.com>
1337
1338 * cgen.h (*): Clean up pass over `struct foo' usage.
1339 (CGEN_ATTR): Make unsigned char.
1340 (CGEN_ATTR_TYPE): Update.
1341 (CGEN_ATTR_{ENTRY,TABLE}): New types.
1342 (cgen_base): Move member `attrs' to cgen_insn.
1343 (CGEN_KEYWORD): New member `null_entry'.
1344 (CGEN_{SYNTAX,FORMAT}): New types.
1345 (cgen_insn): Format and syntax separated from each other.
1346
1347 Tue Dec 16 15:15:52 1997 Michael Meissner <meissner@cygnus.com>
1348
1349 * d30v.h (d30v_opcode): Reorder flags somewhat, add new flags for
1350 2 word load/store, ADDppp/SUBppp, 16/32 bit multiply. Make
1351 flags_{used,set} long.
1352 (d30v_operand): Make flags field long.
1353
1354 Mon Dec 1 12:24:44 1997 Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>
1355
1356 * m68k.h: Fix comment describing operand types.
1357
1358 Sun Nov 23 22:31:27 1997 Michael Meissner <meissner@cygnus.com>
1359
1360 * d30v.h (SHORT_CMPU): Add case for cmpu instruction, and move
1361 everything else after down.
1362
1363 Tue Nov 18 18:45:14 1997 J"orn Rennecke <amylaar@cygnus.co.uk>
1364
1365 * d10v.h (OPERAND_FLAG): Split into:
1366 (OPERAND_FFLAG, OPERAND_CFLAG) .
1367
1368 Thu Nov 13 11:04:24 1997 Gavin Koch <gavin@cygnus.com>
1369
1370 * mips.h (struct mips_opcode): Changed comments to reflect new
1371 field usage.
1372
1373 Fri Oct 24 22:36:20 1997 Ken Raeburn <raeburn@cygnus.com>
1374
1375 * mips.h: Added to comments a quick-ref list of all assigned
1376 operand type characters.
1377 (OP_{MASK,SH}_PERFREG): New macros.
1378
1379 Wed Oct 22 17:28:33 1997 Richard Henderson <rth@cygnus.com>
1380
1381 * sparc.h: Add '_' and '/' for v9a asr's.
1382 Patch from David Miller <davem@vger.rutgers.edu>
1383
1384 Tue Oct 14 13:22:29 1997 Jeffrey A Law (law@cygnus.com)
1385
1386 * h8300.h: Bit ops with absolute addresses not in the 8 bit
1387 area are not available in the base model (H8/300).
1388
1389 Thu Sep 25 13:03:41 1997 Ian Lance Taylor <ian@cygnus.com>
1390
1391 * m68k.h: Remove documentation of ` operand specifier.
1392
1393 Wed Sep 24 19:00:34 1997 Ian Lance Taylor <ian@cygnus.com>
1394
1395 * m68k.h: Document q and v operand specifiers.
1396
1397 Mon Sep 15 18:28:37 1997 Nick Clifton <nickc@cygnus.com>
1398
1399 * v850.h (struct v850_opcode): Add processors field.
1400 (PROCESSOR_V850, PROCESSOR_ALL): New bit constants.
1401 (PROCESSOR_V850E, PROCESSOR_NOT_V850): New bit constants.
1402 (PROCESSOR_V850EA): New bit constants.
1403
1404 Mon Sep 15 11:29:43 1997 Ken Raeburn <raeburn@cygnus.com>
1405
1406 Merge changes from Martin Hunt:
1407
1408 * d30v.h: Allow up to 64 control registers. Add
1409 SHORT_A5S format.
1410
1411 * d30v.h (LONG_Db): New form for delayed branches.
1412
1413 * d30v.h: (LONG_Db): New form for repeati.
1414
1415 * d30v.h (SHORT_D2B): New form.
1416
1417 * d30v.h (SHORT_A2): New form.
1418
1419 * d30v.h (OPERAND_2REG): Add new operand to indicate 2
1420 registers are used. Needed for VLIW optimization.
1421
1422 Mon Sep 8 14:05:45 1997 Doug Evans <dje@canuck.cygnus.com>
1423
1424 * cgen.h: Move assembler interface section
1425 up so cgen_parse_operand_result is defined for cgen_parse_address.
1426 (cgen_parse_address): Update prototype.
1427
1428 Tue Sep 2 15:32:32 1997 Nick Clifton <nickc@cygnus.com>
1429
1430 * v850.h (V850_OPREAND_ADJUST_SHORT_MEMORY): Removed.
1431
1432 Tue Aug 26 12:21:52 1997 Ian Lance Taylor <ian@cygnus.com>
1433
1434 * i386.h (two_byte_segment_defaults): Correct base register 5 in
1435 modes 1 and 2 to be ss rather than ds. From Gabriel Paubert
1436 <paubert@iram.es>.
1437
1438 * i386.h: Set ud2 to 0x0f0b. From Gabriel Paubert
1439 <paubert@iram.es>.
1440
1441 * i386.h: Comment fixes for ficom[p]?{s,l} from Gabriel Paubert
1442 <paubert@iram.es>.
1443
1444 * i386.h (JUMP_ON_CX_ZERO): Uncomment (define again).
1445 (JUMP_ON_ECX_ZERO): Remove commented out macro.
1446
1447 Fri Aug 22 10:38:29 1997 Nick Clifton <nickc@cygnus.com>
1448
1449 * v850.h (V850_NOT_R0): New flag.
1450
1451 Mon Aug 18 11:05:58 1997 Nick Clifton <nickc@cygnus.com>
1452
1453 * v850.h (struct v850_opcode): Remove flags field.
1454
1455 Wed Aug 13 18:45:48 1997 Nick Clifton <nickc@cygnus.com>
1456
1457 * v850.h (struct v850_opcode): Add flags field.
1458 (struct v850_operand): Extend meaning of 'bits' and 'shift'
1459 fields.
1460 (V850E_INSTRUCTION, V850EA_INSTRUCTION): New flags.
1461 (V850E_PUSH_POP, V850E_IMMEDIATE16, V850E_IMMEDIATE32): New flags.
1462
1463 Fri Aug 8 16:58:42 1997 Doug Evans <dje@canuck.cygnus.com>
1464
1465 * arc.h: New file.
1466
1467 Thu Jul 24 21:16:58 1997 Doug Evans <dje@canuck.cygnus.com>
1468
1469 * sparc.h (sparc_opcodes): Declare as const.
1470
1471 Thu Jul 10 12:53:25 1997 Jeffrey A Law (law@cygnus.com)
1472
1473 * mips.h (FP_S, FP_D): Define. Bitmasks indicating if an insn
1474 uses single or double precision floating point resources.
1475 (INSN_NO_ISA, INSN_ISA1): Define.
1476 (cpu specific INSN macros): Tweak into bitmasks outside the range
1477 of INSN_ISA field.
1478
1479 Mon Jun 16 14:10:00 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
1480
1481 * i386.h: Fix pand opcode.
1482
1483 Mon Jun 2 11:35:09 1997 Gavin Koch <gavin@cygnus.com>
1484
1485 * mips.h: Widen INSN_ISA and move it to a more convenient
1486 bit position. Add INSN_3900.
1487
1488 Tue May 20 11:25:29 1997 Gavin Koch <gavin@cygnus.com>
1489
1490 * mips.h (struct mips_opcode): added new field membership.
1491
1492 Mon May 12 16:26:50 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
1493
1494 * i386.h (movd): only Reg32 is allowed.
1495
1496 * i386.h: add fcomp and ud2. From Wayne Scott
1497 <wscott@ichips.intel.com>.
1498
1499 Mon May 5 17:16:21 1997 Ian Lance Taylor <ian@cygnus.com>
1500
1501 * i386.h: Add MMX instructions.
1502
1503 Mon May 5 12:45:19 1997 H.J. Lu <hjl@gnu.ai.mit.edu>
1504
1505 * i386.h: Remove W modifier from conditional move instructions.
1506
1507 Mon Apr 14 14:56:58 1997 Ian Lance Taylor <ian@cygnus.com>
1508
1509 * i386.h: Change the opcodes for fsubp, fsubrp, fdivp, and fdivrp
1510 with no arguments to match that generated by the UnixWare
1511 assembler.
1512
1513 Thu Apr 10 14:35:00 1997 Doug Evans <dje@canuck.cygnus.com>
1514
1515 * cgen.h (<cpu>_cgen_assemble_insn): New arg for errmsg.
1516 (cgen_parse_operand_fn): Declare.
1517 (cgen_init_parse_operand): Declare.
1518 (cgen_parse_operand): Renamed from cgen_asm_parse_operand,
1519 new argument `want'.
1520 (enum cgen_parse_operand_result): Renamed from cgen_asm_result.
1521 (enum cgen_parse_operand_type): New enum.
1522
1523 Sat Apr 5 13:14:05 1997 Ian Lance Taylor <ian@cygnus.com>
1524
1525 * i386.h: Revert last patch for the NON_BROKEN_OPCODES cases.
1526
1527 Fri Apr 4 11:46:11 1997 Doug Evans <dje@canuck.cygnus.com>
1528
1529 * cgen.h: New file.
1530
1531 Fri Apr 4 14:02:32 1997 Ian Lance Taylor <ian@cygnus.com>
1532
1533 * i386.h: Correct opcode values for fsubp, fsubrp, fdivp, and
1534 fdivrp.
1535
1536 Tue Mar 25 22:57:26 1997 Stu Grossman (grossman@critters.cygnus.com)
1537
1538 * v850.h (extract): Make unsigned.
1539
1540 Mon Mar 24 14:38:15 1997 Ian Lance Taylor <ian@cygnus.com>
1541
1542 * i386.h: Add iclr.
1543
1544 Thu Mar 20 19:49:10 1997 Ian Lance Taylor <ian@cygnus.com>
1545
1546 * i386.h: Change DW to W for cmpxchg and xadd, since they don't
1547 take a direction bit.
1548
1549 Sat Mar 15 19:03:29 1997 H.J. Lu <hjl@lucon.org>
1550
1551 * sparc.h (sparc_opcode_lookup_arch): Use full prototype.
1552
1553 Fri Mar 14 15:22:01 1997 Ian Lance Taylor <ian@cygnus.com>
1554
1555 * sparc.h: Include <ansidecl.h>. Update function declarations to
1556 use prototypes, and to use const when appropriate.
1557
1558 Thu Mar 6 14:18:30 1997 Jeffrey A Law (law@cygnus.com)
1559
1560 * mn10300.h (MN10300_OPERAND_RELAX): Define.
1561
1562 Mon Feb 24 15:15:56 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1563
1564 * d10v.h: Change pre_defined_registers to
1565 d10v_predefined_registers and reg_name_cnt to d10v_reg_name_cnt.
1566
1567 Sat Feb 22 21:25:00 1997 Dawn Perchik <dawn@cygnus.com>
1568
1569 * mips.h: Add macros for cop0, cop1 cop2 and cop3.
1570 Change mips_opcodes from const array to a pointer,
1571 and change bfd_mips_num_opcodes from const int to int,
1572 so that we can increase the size of the mips opcodes table
1573 dynamically.
1574
1575 Fri Feb 21 16:34:18 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1576
1577 * d30v.h (FLAG_X): Remove unused flag.
1578
1579 Tue Feb 18 17:37:20 1997 Martin M. Hunt <hunt@pizza.cygnus.com>
1580
1581 * d30v.h: New file.
1582
1583 Fri Feb 14 13:16:15 1997 Fred Fish <fnf@cygnus.com>
1584
1585 * tic80.h (PDS_NAME): Macro to access name field of predefined symbols.
1586 (PDS_VALUE): Macro to access value field of predefined symbols.
1587 (tic80_next_predefined_symbol): Add prototype.
1588
1589 Mon Feb 10 10:32:17 1997 Fred Fish <fnf@cygnus.com>
1590
1591 * tic80.h (tic80_symbol_to_value): Change prototype to match
1592 change in function, added class parameter.
1593
1594 Thu Feb 6 17:30:15 1997 Fred Fish <fnf@cygnus.com>
1595
1596 * tic80.h (TIC80_OPERAND_ENDMASK): Add for flagging TIc80
1597 endmask fields, which are somewhat weird in that 0 and 32 are
1598 treated exactly the same.
1599
1600 Thu Jan 30 13:46:18 1997 Fred Fish <fnf@cygnus.com>
1601
1602 * tic80.h: Change all the OPERAND defines to use the form (1 << X)
1603 rather than a constant that is 2**X. Reorder them to put bits for
1604 operands that have symbolic names in the upper bits, so they can
1605 be packed into an int where the lower bits contain the value that
1606 corresponds to that symbolic name.
1607 (predefined_symbo): Add struct.
1608 (tic80_predefined_symbols): Declare array of translations.
1609 (tic80_num_predefined_symbols): Declare size of that array.
1610 (tic80_value_to_symbol): Declare function.
1611 (tic80_symbol_to_value): Declare function.
1612
1613 Wed Jan 29 09:37:25 1997 Jeffrey A Law (law@cygnus.com)
1614
1615 * mn10200.h (MN10200_OPERAND_RELAX): Define.
1616
1617 Sat Jan 18 15:18:59 1997 Fred Fish <fnf@cygnus.com>
1618
1619 * tic80.h (TIC80_NO_R0_DEST): Add for opcodes where r0 cannot
1620 be the destination register.
1621
1622 Thu Jan 16 20:48:55 1997 Fred Fish <fnf@cygnus.com>
1623
1624 * tic80.h (struct tic80_opcode): Change "format" field to "flags".
1625 (FMT_UNUSED, FMT_SI, FMT_LI, FMT_REG): Delete.
1626 (TIC80_VECTOR): Define a flag bit for the flags. This one means
1627 that the opcode can have two vector instructions in a single
1628 32 bit word and we have to encode/decode both.
1629
1630 Tue Jan 14 19:37:09 1997 Fred Fish <fnf@cygnus.com>
1631
1632 * tic80.h (TIC80_OPERAND_PCREL): Renamed from
1633 TIC80_OPERAND_RELATIVE for PC relative.
1634 (TIC80_OPERAND_BASEREL): New flag bit for register
1635 base relative.
1636
1637 Mon Jan 13 15:56:38 1997 Fred Fish <fnf@cygnus.com>
1638
1639 * tic80.h (TIC80_OPERAND_FLOAT): Add for floating point operands.
1640
1641 Mon Jan 6 10:51:15 1997 Fred Fish <fnf@cygnus.com>
1642
1643 * tic80.h (TIC80_OPERAND_SCALED): Operand may have optional
1644 ":s" modifier for scaling.
1645
1646 Sun Jan 5 12:12:19 1997 Fred Fish <fnf@cygnus.com>
1647
1648 * tic80.h (TIC80_OPERAND_M_SI): Add operand modifier for ":m".
1649 (TIC80_OPERAND_M_LI): Ditto
1650
1651 Sat Jan 4 19:02:44 1997 Fred Fish <fnf@cygnus.com>
1652
1653 * tic80.h (TIC80_OPERAND_BITNUM): Renamed from TIC80_OPERAND_CC_SZ.
1654 (TIC80_OPERAND_CC): New define for condition code operand.
1655 (TIC80_OPERAND_CR): New define for control register operand.
1656
1657 Fri Jan 3 16:22:23 1997 Fred Fish <fnf@cygnus.com>
1658
1659 * tic80.h (struct tic80_opcode): Name changed.
1660 (struct tic80_opcode): Remove format field.
1661 (struct tic80_operand): Add insertion and extraction functions.
1662 (TIC80_OPERAND_*): Remove old bogus values, start adding new
1663 correct ones.
1664 (FMT_*): Ditto.
1665
1666 Tue Dec 31 15:05:41 1996 Michael Meissner <meissner@tiktok.cygnus.com>
1667
1668 * v850.h (V850_OPERAND_ADJUST_SHORT_MEMORY): New flag to adjust
1669 type IV instruction offsets.
1670
1671 Fri Dec 27 22:23:10 1996 Fred Fish <fnf@cygnus.com>
1672
1673 * tic80.h: New file.
1674
1675 Wed Dec 18 10:06:31 1996 Jeffrey A Law (law@cygnus.com)
1676
1677 * mn10200.h (MN10200_OPERAND_NOCHECK): Define.
1678
1679 Sat Dec 14 10:48:31 1996 Fred Fish <fnf@ninemoons.com>
1680
1681 * mn10200.h: Fix comment, mn10200_operand not powerpc_operand.
1682 * mn10300.h: Fix comment, mn10300_operand not powerpc_operand.
1683 * v850.h: Fix comment, v850_operand not powerpc_operand.
1684
1685 Mon Dec 9 16:45:39 1996 Jeffrey A Law (law@cygnus.com)
1686
1687 * mn10200.h: Flesh out structures and definitions needed by
1688 the mn10200 assembler & disassembler.
1689
1690 Tue Nov 26 10:46:56 1996 Ian Lance Taylor <ian@cygnus.com>
1691
1692 * mips.h: Add mips16 definitions.
1693
1694 Mon Nov 25 17:56:54 1996 J.T. Conklin <jtc@cygnus.com>
1695
1696 * m68k.h: Document new <, >, m, n, o and p operand specifiers.
1697
1698 Wed Nov 20 10:59:41 1996 Jeffrey A Law (law@cygnus.com)
1699
1700 * mn10300.h (MN10300_OPERAND_PCREL): Define.
1701 (MN10300_OPERAND_MEMADDR): Define.
1702
1703 Tue Nov 19 13:30:40 1996 Jeffrey A Law (law@cygnus.com)
1704
1705 * mn10300.h (MN10300_OPERAND_REG_LIST): Define.
1706
1707 Wed Nov 6 13:41:08 1996 Jeffrey A Law (law@cygnus.com)
1708
1709 * mn10300.h (MN10300_OPERAND_SPLIT): Define.
1710
1711 Tue Nov 5 13:26:12 1996 Jeffrey A Law (law@cygnus.com)
1712
1713 * mn10300.h (MN10300_OPERAND_EXTENDED): Define.
1714
1715 Mon Nov 4 12:52:48 1996 Jeffrey A Law (law@cygnus.com)
1716
1717 * mn10300.h (MN10300_OPERAND_REPEATED): Define.
1718
1719 Fri Nov 1 10:31:02 1996 Richard Henderson <rth@tamu.edu>
1720
1721 * alpha.h: Don't include "bfd.h"; private relocation types are now
1722 negative to minimize problems with shared libraries. Organize
1723 instruction subsets by AMASK extensions and PALcode
1724 implementation.
1725 (struct alpha_operand): Move flags slot for better packing.
1726
1727 Tue Oct 29 12:19:10 1996 Jeffrey A Law (law@cygnus.com)
1728
1729 * v850.h (V850_OPERAND_RELAX): New operand flag.
1730
1731 Thu Oct 10 14:29:11 1996 Jeffrey A Law (law@cygnus.com)
1732
1733 * mn10300.h (FMT_*): Move operand format definitions
1734 here.
1735
1736 Tue Oct 8 14:48:07 1996 Jeffrey A Law (law@cygnus.com)
1737
1738 * mn10300.h (MN10300_OPERAND_PAREN): Define.
1739
1740 Mon Oct 7 16:52:11 1996 Jeffrey A Law (law@cygnus.com)
1741
1742 * mn10300.h (mn10300_opcode): Add "format" field.
1743 (MN10300_OPERAND_*): Define.
1744
1745 Thu Oct 3 10:33:46 1996 Jeffrey A Law (law@cygnus.com)
1746
1747 * mn10x00.h: Delete.
1748 * mn10200.h, mn10300.h: New files.
1749
1750 Wed Oct 2 21:31:26 1996 Jeffrey A Law (law@cygnus.com)
1751
1752 * mn10x00.h: New file.
1753
1754 Fri Sep 27 18:26:46 1996 Stu Grossman (grossman@critters.cygnus.com)
1755
1756 * v850.h: Add new flag to indicate this instruction uses a PC
1757 displacement.
1758
1759 Fri Sep 13 14:58:13 1996 Jeffrey A Law (law@cygnus.com)
1760
1761 * h8300.h (stmac): Add missing instruction.
1762
1763 Sat Aug 31 16:02:03 1996 Jeffrey A Law (law@cygnus.com)
1764
1765 * v850.h (v850_opcode): Remove "size" field. Add "memop"
1766 field.
1767
1768 Fri Aug 23 10:39:08 1996 Jeffrey A Law (law@cygnus.com)
1769
1770 * v850.h (V850_OPERAND_EP): Define.
1771
1772 * v850.h (v850_opcode): Add size field.
1773
1774 Thu Aug 22 16:51:25 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1775
1776 * v850.h (v850_operands): Add insert and extract fields, pointers
1777 to functions used to handle unusual operand encoding.
1778 (V850_OPERAND_REG, V850_OPERAND_SRG, V850_OPERAND_CC,
1779 V850_OPERAND_SIGNED): Defined.
1780
1781 Wed Aug 21 17:45:10 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1782
1783 * v850.h (v850_operands): Add flags field.
1784 (OPERAND_REG, OPERAND_NUM): Defined.
1785
1786 Tue Aug 20 14:52:02 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1787
1788 * v850.h: New file.
1789
1790 Fri Aug 16 14:44:15 1996 James G. Smith <jsmith@cygnus.co.uk>
1791
1792 * mips.h (OP_SH_LOCC, OP_SH_HICC, OP_MASK_CC, OP_SH_COP1NORM,
1793 OP_MASK_COP1NORM, OP_SH_COP1SPEC, OP_MASK_COP1SPEC,
1794 OP_MASK_COP1SCLR, OP_MASK_COP1CMP, OP_SH_COP1CMP, OP_SH_FORMAT,
1795 OP_MASK_FORMAT, OP_SH_TRUE, OP_MASK_TRUE, OP_SH_GE, OP_MASK_GE,
1796 OP_SH_UNSIGNED, OP_MASK_UNSIGNED, OP_SH_HINT, OP_MASK_HINT):
1797 Defined.
1798
1799 Fri Aug 16 00:15:15 1996 Jeffrey A Law (law@cygnus.com)
1800
1801 * hppa.h (pitlb, pitlbe, iitlba, iitlbp, fic, fice): Accept
1802 a 3 bit space id instead of a 2 bit space id.
1803
1804 Thu Aug 15 13:11:46 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1805
1806 * d10v.h: Add some additional defines to support the
1807 assembler in determining which operations can be done in parallel.
1808
1809 Tue Aug 6 11:13:22 1996 Jeffrey A Law (law@cygnus.com)
1810
1811 * h8300.h (SN): Define.
1812 (eepmov.b): Renamed from "eepmov"
1813 (nop, bpt, rte, rts, sleep, clrmac): These have no size associated
1814 with them.
1815
1816 Fri Jul 26 11:47:10 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1817
1818 * d10v.h (OPERAND_SHIFT): New operand flag.
1819
1820 Thu Jul 25 12:06:22 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1821
1822 * d10v.h: Changes for divs, parallel-only instructions, and
1823 signed numbers.
1824
1825 Mon Jul 22 11:21:15 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1826
1827 * d10v.h (pd_reg): Define. Putting the definition here allows
1828 the assembler and disassembler to share the same struct.
1829
1830 Mon Jul 22 12:15:25 1996 Ian Lance Taylor <ian@cygnus.com>
1831
1832 * i960.h (i960_opcodes): "halt" takes an argument. From Stephen
1833 Williams <steve@icarus.com>.
1834
1835 Wed Jul 17 14:46:38 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
1836
1837 * d10v.h: New file.
1838
1839 Thu Jul 11 12:09:15 1996 Jeffrey A Law (law@cygnus.com)
1840
1841 * h8300.h (band, bclr): Force high bit of immediate nibble to zero.
1842
1843 Wed Jul 3 14:30:12 1996 J.T. Conklin <jtc@rtl.cygnus.com>
1844
1845 * m68k.h (mcf5200): New macro.
1846 Document names of coldfire control registers.
1847
1848 Tue Jul 2 23:05:45 1996 Jeffrey A Law (law@cygnus.com)
1849
1850 * h8300.h (SRC_IN_DST): Define.
1851
1852 * h8300.h (UNOP3): Mark the register operand in this insn
1853 as a source operand, not a destination operand.
1854 (SHIFT_2, SHIFT_IMM): Remove. Eliminate all references.
1855 (UNOP3): Change SHIFT_IMM to IMM for H8/S bitops. Mark
1856 register operand with SRC_IN_DST.
1857
1858 Fri Jun 21 13:52:17 1996 Richard Henderson <rth@tamu.edu>
1859
1860 * alpha.h: New file.
1861
1862 Thu Jun 20 15:02:57 1996 Ian Lance Taylor <ian@cygnus.com>
1863
1864 * rs6k.h: Remove obsolete file.
1865
1866 Wed Jun 19 15:29:38 1996 Ian Lance Taylor <ian@cygnus.com>
1867
1868 * i386.h: Correct opcode values for faddp, fsubp, fsubrp, fmulp,
1869 fdivp, and fdivrp. Add ffreep.
1870
1871 Tue Jun 18 16:06:00 1996 Jeffrey A. Law <law@rtl.cygnus.com>
1872
1873 * h8300.h: Reorder various #defines for readability.
1874 (ABS32SRC, ABS32DST, DSP32LIST, ABS32LIST, A32LIST): Define.
1875 (BITOP): Accept additional (unused) argument. All callers changed.
1876 (EBITOP): Likewise.
1877 (O_LAST): Bump.
1878 (ldc, stc, movb, movw, movl): Use 32bit offsets and absolutes.
1879
1880 * h8300.h (EXR, SHIFT_2, MACREG, SHIFT_IMM, RDINC): Define.
1881 (O_TAS, O_CLRMAC, O_LDMAC, O_MAC, O_LDM, O_STM): Define.
1882 (BITOP, EBITOP): Handle new H8/S addressing modes for
1883 bit insns.
1884 (UNOP3): Handle new shift/rotate insns on the H8/S.
1885 (insns using exr): New instructions.
1886 (tas, mac, ldmac, clrmac, ldm, stm): New instructions.
1887
1888 Thu May 23 16:56:48 1996 Jeffrey A Law (law@cygnus.com)
1889
1890 * h8300.h (add.l): Undo Apr 5th change. The manual I had
1891 was incorrect.
1892
1893 Mon May 6 23:38:22 1996 Jeffrey A Law (law@cygnus.com)
1894
1895 * h8300.h (START): Remove.
1896 (MEMRELAX): Define. Mark absolute memory operands in mov.b, mov.w
1897 and mov.l insns that can be relaxed.
1898
1899 Tue Apr 30 18:30:58 1996 Ian Lance Taylor <ian@cygnus.com>
1900
1901 * i386.h: Remove Abs32 from lcall.
1902
1903 Mon Apr 22 17:09:23 1996 Doug Evans <dje@blues.cygnus.com>
1904
1905 * sparc.h (SPARC_OPCODE_ARCH_V9_P): New macro.
1906 (SLCPOP): New macro.
1907 Mark X,Y opcode letters as in use.
1908
1909 Thu Apr 11 17:28:18 1996 Ian Lance Taylor <ian@cygnus.com>
1910
1911 * sparc.h (F_FLOAT, F_FBR): Define.
1912
1913 Fri Apr 5 16:55:34 1996 Jeffrey A Law (law@cygnus.com)
1914
1915 * h8300.h (ABS8MEM): Renamed from ABSMOV. Remove ABSMOV
1916 from all insns.
1917 (ABS8SRC,ABS8DST): Add ABS8MEM.
1918 (add.l): Fix reg+reg variant.
1919 (eepmov.w): Renamed from eepmovw.
1920 (ldc,stc): Fix many cases.
1921
1922 Sun Mar 31 13:30:03 1996 Doug Evans <dje@canuck.cygnus.com>
1923
1924 * sparc.h (SPARC_OPCODE_ARCH_MASK): New macro.
1925
1926 Thu Mar 7 15:08:23 1996 Doug Evans <dje@charmed.cygnus.com>
1927
1928 * sparc.h (O): Mark operand letter as in use.
1929
1930 Tue Feb 20 20:46:21 1996 Doug Evans <dje@charmed.cygnus.com>
1931
1932 * sparc.h (sparc_{encode,decode}_sparclet_cpreg): Declare.
1933 Mark operand letters uU as in use.
1934
1935 Mon Feb 19 01:59:08 1996 Doug Evans <dje@charmed.cygnus.com>
1936
1937 * sparc.h (sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_SPARCLET.
1938 (sparc_opcode_arch): Delete member `conflicts'. Add `supported'.
1939 (SPARC_OPCODE_SUPPORTED): New macro.
1940 (SPARC_OPCODE_CONFLICT_P): Rewrite.
1941 (F_NOTV9): Delete.
1942
1943 Fri Feb 16 12:23:34 1996 Jeffrey A Law (law@cygnus.com)
1944
1945 * sparc.h (sparc_opcode_lookup_arch) Make return type in
1946 declaration consistent with return type in definition.
1947
1948 Wed Feb 14 18:14:11 1996 Alan Modra <alan@spri.levels.unisa.edu.au>
1949
1950 * i386.h (i386_optab): Remove Data32 from pushf and popf.
1951
1952 Thu Feb 8 14:27:21 1996 James Carlson <carlson@xylogics.com>
1953
1954 * i386.h (i386_regtab): Add 80486 test registers.
1955
1956 Mon Feb 5 18:35:46 1996 Ian Lance Taylor <ian@cygnus.com>
1957
1958 * i960.h (I_HX): Define.
1959 (i960_opcodes): Add HX instruction.
1960
1961 Mon Jan 29 12:43:39 1996 Ken Raeburn <raeburn@cygnus.com>
1962
1963 * i386.h: Fix waiting forms of finit, fstenv, fsave, fstsw, fstcw,
1964 and fclex.
1965
1966 Wed Jan 24 22:36:59 1996 Doug Evans <dje@charmed.cygnus.com>
1967
1968 * sparc.h (enum sparc_opcode_arch_val): Replaces sparc_architecture.
1969 (SPARC_OPCODE_CONFLICT_P): Renamed from ARCHITECTURES_CONFLICT_P.
1970 (bfd_* defines): Delete.
1971 (sparc_opcode_archs): Replaces architecture_pname.
1972 (sparc_opcode_lookup_arch): Declare.
1973 (NUMOPCODES): Delete.
1974
1975 Mon Jan 22 08:24:32 1996 Doug Evans <dje@charmed.cygnus.com>
1976
1977 * sparc.h (enum sparc_architecture): Add v9a.
1978 (ARCHITECTURES_CONFLICT_P): Update.
1979
1980 Thu Dec 28 13:27:53 1995 John Hassey <hassey@rtp.dg.com>
1981
1982 * i386.h: Added Pentium Pro instructions.
1983
1984 Thu Nov 2 22:59:22 1995 Ian Lance Taylor <ian@cygnus.com>
1985
1986 * m68k.h: Document new 'W' operand place.
1987
1988 Tue Oct 24 10:49:10 1995 Jeffrey A Law (law@cygnus.com)
1989
1990 * hppa.h: Add lci and syncdma instructions.
1991
1992 Mon Oct 23 11:09:16 1995 James G. Smith <jsmith@pasanda.cygnus.co.uk>
1993
1994 * mips.h: Added INSN_4100 flag to mark NEC VR4100 specific
1995 instructions.
1996
1997 Mon Oct 16 10:28:15 1995 Michael Meissner <meissner@tiktok.cygnus.com>
1998
1999 * ppc.h (PPC_OPCODE_{COMMON,ANY}): New opcode flags for
2000 assembler's -mcom and -many switches.
2001
2002 Wed Oct 11 16:56:33 1995 Ken Raeburn <raeburn@cygnus.com>
2003
2004 * i386.h: Fix cmpxchg8b extension opcode description.
2005
2006 Thu Oct 5 18:03:36 1995 Ken Raeburn <raeburn@cygnus.com>
2007
2008 * i386.h: Add Pentium instructions wrmsr, rdtsc, rdmsr, cmpxchg8b,
2009 and register cr4.
2010
2011 Tue Sep 19 15:26:43 1995 Ian Lance Taylor <ian@cygnus.com>
2012
2013 * m68k.h: Change comment: split type P into types 0, 1 and 2.
2014
2015 Wed Aug 30 13:50:55 1995 Doug Evans <dje@canuck.cygnus.com>
2016
2017 * sparc.h (sparc_{encode,decode}_prefetch): Declare.
2018
2019 Tue Aug 29 15:34:58 1995 Doug Evans <dje@canuck.cygnus.com>
2020
2021 * sparc.h (sparc_{encode,decode}_{asi,membar}): Declare.
2022
2023 Wed Aug 2 18:32:19 1995 Ian Lance Taylor <ian@cygnus.com>
2024
2025 * m68kmri.h: Remove.
2026
2027 * m68k.h: Move tables into opcodes/m68k-opc.c, leaving just the
2028 declarations. Remove F_ALIAS and flag field of struct
2029 m68k_opcode. Change arch field of struct m68k_opcode to unsigned
2030 int. Make name and args fields of struct m68k_opcode const.
2031
2032 Wed Aug 2 08:16:46 1995 Doug Evans <dje@canuck.cygnus.com>
2033
2034 * sparc.h (F_NOTV9): Define.
2035
2036 Tue Jul 11 14:20:42 1995 Jeff Spiegel <jeffs@lsil.com>
2037
2038 * mips.h (INSN_4010): Define.
2039
2040 Wed Jun 21 18:49:51 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2041
2042 * m68k.h (TBL1): Reverse sense of "round" argument in result.
2043
2044 Changes from Andreas Schwab <schwab@issan.informatik.uni-dortmund.de>:
2045 * m68k.h: Fix argument descriptions of coprocessor
2046 instructions to allow only alterable operands where appropriate.
2047 [!NO_DEFAULT_SIZES]: An omitted size defaults to `w'.
2048 (m68k_opcode_aliases): Add more aliases.
2049
2050 Fri Apr 14 22:15:34 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2051
2052 * m68k.h: Added explcitly short-sized conditional branches, and a
2053 bunch of aliases (fmov*, ftest*, tdivul) to support gcc's
2054 svr4-based configurations.
2055
2056 Mon Mar 13 21:30:01 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2057
2058 Mon Feb 27 08:36:39 1995 Bryan Ford <baford@cs.utah.edu>
2059 * i386.h: added missing Data16/Data32 flags to a few instructions.
2060
2061 Wed Mar 8 15:19:53 1995 Ian Lance Taylor <ian@cygnus.com>
2062
2063 * mips.h (OP_MASK_FR, OP_SH_FR): Define.
2064 (OP_MASK_BCC, OP_SH_BCC): Define.
2065 (OP_MASK_PREFX, OP_SH_PREFX): Define.
2066 (OP_MASK_CCC, OP_SH_CCC): Define.
2067 (INSN_READ_FPR_R): Define.
2068 (INSN_RFE): Delete.
2069
2070 Wed Mar 8 03:13:23 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2071
2072 * m68k.h (enum m68k_architecture): Deleted.
2073 (struct m68k_opcode_alias): New type.
2074 (m68k_opcodes): Now const. Deleted opcode aliases with exactly
2075 matching constraints, values and flags. As a side effect of this,
2076 the MOTOROLA_SYNTAX_ONLY and MIT_SYNTAX_ONLY macros, which so far
2077 as I know were never used, now may need re-examining.
2078 (numopcodes): Now const.
2079 (m68k_opcode_aliases, numaliases): New variables.
2080 (endop): Deleted.
2081 [DONT_DEFINE_TABLE]: Declare numopcodes, numaliases, and
2082 m68k_opcode_aliases; update declaration of m68k_opcodes.
2083
2084 Mon Mar 6 10:02:00 1995 Jeff Law (law@snake.cs.utah.edu)
2085
2086 * hppa.h (delay_type): Delete unused enumeration.
2087 (pa_opcode): Replace unused delayed field with an architecture
2088 field.
2089 (pa_opcodes): Mark each instruction as either PA1.0 or PA1.1.
2090
2091 Fri Mar 3 16:10:24 1995 Ian Lance Taylor <ian@cygnus.com>
2092
2093 * mips.h (INSN_ISA4): Define.
2094
2095 Fri Feb 24 19:13:37 1995 Ian Lance Taylor <ian@cygnus.com>
2096
2097 * mips.h (M_DLA_AB, M_DLI): Define.
2098
2099 Thu Feb 23 17:33:09 1995 Jeff Law (law@snake.cs.utah.edu)
2100
2101 * hppa.h (fstwx): Fix single-bit error.
2102
2103 Wed Feb 15 12:19:52 1995 Ian Lance Taylor <ian@cygnus.com>
2104
2105 * mips.h (M_ULD, M_ULD_A, M_USD, M_USD_A): Define.
2106
2107 Mon Feb 6 10:35:23 1995 J.T. Conklin <jtc@rtl.cygnus.com>
2108
2109 * i386.h: added cpuid instruction , and dr[0-7] aliases for the
2110 debug registers. From Charles Hannum (mycroft@netbsd.org).
2111
2112 Mon Feb 6 03:31:54 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2113
2114 Changes from Bryan Ford <baford@schirf.cs.utah.edu> for 16-bit
2115 i386 support:
2116 * i386.h (MOV_AX_DISP32): New macro.
2117 (i386_optab): Added Data16 and Data32 as needed. Added "w" forms
2118 of several call/return instructions.
2119 (ADDR_PREFIX_OPCODE): New macro.
2120
2121 Mon Jan 23 16:45:43 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2122
2123 Sat Jan 21 17:50:38 1995 Pat Rankin (rankin@eql.caltech.edu)
2124
2125 * vax.h (struct vot_wot, field `args'): Make it pointer to const
2126 char.
2127 (struct vot, field `name'): ditto.
2128
2129 Thu Jan 19 14:47:53 1995 Ken Raeburn <raeburn@cujo.cygnus.com>
2130
2131 * vax.h: Supply and properly group all values in end sentinel.
2132
2133 Tue Jan 17 10:55:30 1995 Ian Lance Taylor <ian@sanguine.cygnus.com>
2134
2135 * mips.h (INSN_ISA, INSN_4650): Define.
2136
2137 Wed Oct 19 13:34:17 1994 Ian Lance Taylor <ian@sanguine.cygnus.com>
2138
2139 * a29k.h: Add operand type 'I' for `inv' and `iretinv'. On
2140 systems with a separate instruction and data cache, such as the
2141 29040, these instructions take an optional argument.
2142
2143 Wed Sep 14 17:44:20 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
2144
2145 * mips.h (INSN_STORE_MEMORY): Correct value to not conflict with
2146 INSN_TRAP.
2147
2148 Tue Sep 6 11:39:08 1994 Ian Lance Taylor (ian@sanguine.cygnus.com)
2149
2150 * mips.h (INSN_STORE_MEMORY): Define.
2151
2152 Thu Jul 28 19:28:07 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2153
2154 * sparc.h: Document new operand type 'x'.
2155
2156 Tue Jul 26 17:48:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2157
2158 * i960.h (I_CX2): New instruction category. It includes
2159 instructions available on Cx and Jx processors.
2160 (I_JX): New instruction category, for JX-only instructions.
2161 (i960_opcodes): Put eshro and sysctl in I_CX2 category. Added
2162 Jx-only instructions, in I_JX category.
2163
2164 Wed Jul 13 18:43:47 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2165
2166 * ns32k.h (endop): Made pointer const too.
2167
2168 Sun Jul 10 11:01:09 1994 Ian Dall (dall@hfrd.dsto.gov.au)
2169
2170 * ns32k.h: Drop Q operand type as there is no correct use
2171 for it. Add I and Z operand types which allow better checking.
2172
2173 Thu Jul 7 12:34:48 1994 Steve Chamberlain (sac@jonny.cygnus.com)
2174
2175 * h8300.h (xor.l) :fix bit pattern.
2176 (L_2): New size of operand.
2177 (trapa): Use it.
2178
2179 Fri Jun 10 16:38:11 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2180
2181 * m68k.h: Move "trap" before "tpcc" to change disassembly.
2182
2183 Fri Jun 3 15:57:36 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2184
2185 * sparc.h: Include v9 definitions.
2186
2187 Thu Jun 2 12:23:17 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2188
2189 * m68k.h (m68060): Defined.
2190 (m68040up, mfloat, mmmu): Include it.
2191 (struct m68k_opcode): Widen `arch' field.
2192 (m68k_opcodes): Updated for M68060. Removed comments that were
2193 instructions commented out by "JF" years ago.
2194
2195 Thu Apr 28 18:31:14 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2196
2197 * m68k.h (struct m68k_opcode): Shorten `arch' field to 8 bits, and
2198 add a one-bit `flags' field.
2199 (F_ALIAS): New macro.
2200
2201 Wed Apr 27 11:29:52 1994 Steve Chamberlain (sac@cygnus.com)
2202
2203 * h8300.h (dec, inc): Get encoding right.
2204
2205 Mon Apr 4 13:12:43 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2206
2207 * ppc.h (struct powerpc_operand): Removed signedp field; just use
2208 a flag instead.
2209 (PPC_OPERAND_SIGNED): Define.
2210 (PPC_OPERAND_SIGNOPT): Define.
2211
2212 Thu Mar 31 19:34:08 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2213
2214 * i386.h (IS_JUMP_ON_ECX_ZERO, "jcxz" pattern): Operand size
2215 prefix is 0x66, not 0x67. Patch from H.J. Lu (hlu@nynexst.com).
2216
2217 Thu Mar 3 15:51:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2218
2219 * i386.h: Reverse last change. It'll be handled in gas instead.
2220
2221 Thu Feb 24 15:29:05 1994 Ken Raeburn (raeburn@cujo.cygnus.com)
2222
2223 * i386.h (sar): Disabled the two-operand Imm1 form, since it was
2224 slower on the 486 and used the implicit shift count despite the
2225 explicit operand. The one-operand form is still available to get
2226 the shorter form with the implicit shift count.
2227
2228 Thu Feb 17 12:27:52 1994 Torbjorn Granlund (tege@mexican.cygnus.com)
2229
2230 * hppa.h: Fix typo in fstws arg string.
2231
2232 Wed Feb 9 21:23:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2233
2234 * ppc.h (struct powerpc_opcode): Make operands field unsigned.
2235
2236 Mon Feb 7 19:14:58 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2237
2238 * ppc.h (PPC_OPCODE_601): Define.
2239
2240 Fri Feb 4 23:43:50 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
2241
2242 * hppa.h (addb): Use '@' for addb and addib pseudo ops.
2243 (so we can determine valid completers for both addb and addb[tf].)
2244
2245 * hppa.h (xmpyu): No floating point format specifier for the
2246 xmpyu instruction.
2247
2248 Fri Feb 4 23:36:52 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2249
2250 * ppc.h (PPC_OPERAND_NEXT): Define.
2251 (PPC_OPERAND_NEGATIVE): Change value to make room for above.
2252 (struct powerpc_macro): Define.
2253 (powerpc_macros, powerpc_num_macros): Declare.
2254
2255 Fri Jan 21 19:13:50 1994 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2256
2257 * ppc.h: New file. Header file for PowerPC opcode table.
2258
2259 Mon Jan 17 00:14:23 1994 Jeffrey A. Law (law@snake.cs.utah.edu)
2260
2261 * hppa.h: More minor template fixes for sfu and copr (to allow
2262 for easier disassembly).
2263
2264 * hppa.h: Fix templates for all the sfu and copr instructions.
2265
2266 Wed Dec 15 15:12:42 1993 Ken Raeburn (raeburn@cujo.cygnus.com)
2267
2268 * i386.h (push): Permit Imm16 operand too.
2269
2270 Sat Dec 11 16:14:06 1993 Steve Chamberlain (sac@thepub.cygnus.com)
2271
2272 * h8300.h (andc): Exists in base arch.
2273
2274 Wed Dec 1 12:15:32 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
2275
2276 * From Hisashi MINAMINO <minamino@sramhc.sra.co.jp>
2277 * hppa.h: #undef NONE to avoid conflict with hiux include files.
2278
2279 Sun Nov 21 22:06:57 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
2280
2281 * hppa.h: Add FP quadword store instructions.
2282
2283 Wed Nov 17 17:13:16 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2284
2285 * mips.h: (M_J_A): Added.
2286 (M_LA): Removed.
2287
2288 Mon Nov 8 12:12:47 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2289
2290 * mips.h (OP_MASK_CACHE, OP_SH_CACHE): Define. From Ted Lemon
2291 <mellon@pepper.ncd.com>.
2292
2293 Sun Nov 7 00:30:11 1993 Jeffrey A. Law (law@snake.cs.utah.edu)
2294
2295 * hppa.h: Immediate field in probei instructions is unsigned,
2296 not low-sign extended.
2297
2298 Wed Nov 3 10:30:00 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
2299
2300 * m88k.h (RRI10MASK): Change from 0xfc00ffe0 to 0xfc00fc00.
2301
2302 Tue Nov 2 12:41:30 1993 Ken Raeburn (raeburn@rover.cygnus.com)
2303
2304 * i386.h: Add "fxch" without operand.
2305
2306 Mon Nov 1 18:13:03 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2307
2308 * mips.h (M_JAL_1, M_JAL_2, M_JAL_A): Added.
2309
2310 Sat Oct 2 22:26:11 1993 Jeffrey A Law (law@snake.cs.utah.edu)
2311
2312 * hppa.h: Add gfw and gfr to the opcode table.
2313
2314 Wed Sep 29 16:23:00 1993 K. Richard Pixley (rich@sendai.cygnus.com)
2315
2316 * m88k.h: extended to handle m88110.
2317
2318 Tue Sep 28 19:19:08 1993 Jeffrey A Law (law@snake.cs.utah.edu)
2319
2320 * hppa.h (be, ble): Use operand type 'z' to denote absolute branch
2321 addresses.
2322
2323 Tue Sep 14 14:04:35 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2324
2325 * i960.h (i960_opcodes): Properly bracket initializers.
2326
2327 Mon Sep 13 12:50:52 1993 K. Richard Pixley (rich@sendai.cygnus.com)
2328
2329 * m88k.h (BOFLAG): rewrite to avoid nested comment.
2330
2331 Mon Sep 13 15:46:06 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2332
2333 * m68k.h (two): Protect second argument with parentheses.
2334
2335 Fri Sep 10 16:29:47 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
2336
2337 * i386.h (i386_optab): Added new instruction "rsm" (for i386sl).
2338 Deleted old in/out instructions in "#if 0" section.
2339
2340 Thu Sep 9 17:42:19 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2341
2342 * i386.h (i386_optab): Properly bracket initializers.
2343
2344 Wed Aug 25 13:50:56 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
2345
2346 * hppa.h (pa_opcode): Use '|' for movb and movib insns. (From
2347 Jeff Law, law@cs.utah.edu).
2348
2349 Mon Aug 23 16:55:03 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
2350
2351 * i386.h (lcall): Accept Imm32 operand also.
2352
2353 Mon Aug 23 12:43:11 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2354
2355 * mips.h (M_ABSU): Removed (absolute value of unsigned number??).
2356 (M_DABS): Added.
2357
2358 Thu Aug 19 15:08:37 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2359
2360 * mips.h (INSN_*): Changed values. Removed unused definitions.
2361 Added INSN_COND_BRANCH_LIKELY, INSN_ISA2 and INSN_ISA3. Split
2362 INSN_LOAD_DELAY into INSN_LOAD_MEMORY_DELAY and
2363 INSN_LOAD_COPROC_DELAY. Split INSN_COPROC_DELAY into
2364 INSN_COPROC_MOVE_DELAY and INSN_COPROC_MEMORY_DELAY.
2365 (M_*): Added new values for r6000 and r4000 macros.
2366 (ANY_DELAY): Removed.
2367
2368 Wed Aug 18 15:37:48 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2369
2370 * mips.h: Added M_LI_S and M_LI_SS.
2371
2372 Tue Aug 17 07:08:08 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
2373
2374 * h8300.h: Get some rare mov.bs correct.
2375
2376 Thu Aug 5 09:15:17 1993 Jim Kingdon (kingdon@lioth.cygnus.com)
2377
2378 * sparc.h: Don't define const ourself; rely on ansidecl.h having
2379 been included.
2380
2381 Fri Jul 30 18:41:11 1993 John Gilmore (gnu@cygnus.com)
2382
2383 * sparc.h (F_JSR, F_UNBR, F_CONDBR): Add new flags to mark
2384 jump instructions, for use in disassemblers.
2385
2386 Thu Jul 22 07:25:27 1993 Ian Lance Taylor (ian@cygnus.com)
2387
2388 * m88k.h: Make bitfields just unsigned, not unsigned long or
2389 unsigned short.
2390
2391 Wed Jul 21 11:55:31 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
2392
2393 * hppa.h: New argument type 'y'. Use in various float instructions.
2394
2395 Mon Jul 19 17:17:03 1993 Jim Kingdon (kingdon@deneb.cygnus.com)
2396
2397 * hppa.h (break): First immediate field is unsigned.
2398
2399 * hppa.h: Add rfir instruction.
2400
2401 Sun Jul 18 16:28:08 1993 Jim Kingdon (kingdon@rtl.cygnus.com)
2402
2403 * mips.h: Split the actual table out into ../../opcodes/mips-opc.c.
2404
2405 Fri Jul 16 09:59:29 1993 Ian Lance Taylor (ian@cygnus.com)
2406
2407 * mips.h: Reworked the hazard information somewhat, and fixed some
2408 bugs in the instruction hazard descriptions.
2409
2410 Thu Jul 15 12:42:01 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2411
2412 * m88k.h: Corrected a couple of opcodes.
2413
2414 Tue Jul 6 15:17:35 1993 Ian Lance Taylor (ian@cygnus.com)
2415
2416 * mips.h: Replaced with version from Ralph Campbell and OSF. The
2417 new version includes instruction hazard information, but is
2418 otherwise reasonably similar.
2419
2420 Thu Jul 1 20:36:17 1993 Doug Evans (dje@canuck.cygnus.com)
2421
2422 * h8300.h: Fix typo in UNOP3 (affected sh[al][lr].l).
2423
2424 Fri Jun 11 18:38:44 1993 Ken Raeburn (raeburn@cygnus.com)
2425
2426 Patches from Jeff Law, law@cs.utah.edu:
2427 * hppa.h: Clean up some of the OLD_TABLE, non-OLD_TABLE braindamage.
2428 Make the tables be the same for the following instructions:
2429 "bb", "addb[tf]", "addib[tf]", "add", "add[loc]", "addco",
2430 "sh[123]add", "sh[123]add[lo]", "sub", "sub[obt]", "sub[bt]o",
2431 "ds", "comclr", "addi", "addi[ot]", "addito", "subi", "subio",
2432 "comiclr", "fadd", "fsub", "fmpy", "fdiv", "fsqrt", "fabs",
2433 "frnd", "fcpy", "fcnvff", "fcnvxf", "fcnvfx", "fcnvfxt",
2434 "fcmp", and "ftest".
2435
2436 * hppa.h: Make new and old tables the same for "break", "mtctl",
2437 "mfctl", "bb", "ssm", "rsm", "xmpyu", "fmpyadd", "fmpysub".
2438 Fix typo in last patch. Collapse several #ifdefs into a
2439 single #ifdef.
2440
2441 * hppa.h: Delete remaining OLD_TABLE code. Bring some
2442 of the comments up-to-date.
2443
2444 * hppa.h: Update "free list" of letters and update
2445 comments describing each letter's function.
2446
2447 Thu Jul 8 09:05:26 1993 Doug Evans (dje@canuck.cygnus.com)
2448
2449 * h8300.h: Lots of little fixes for the h8/300h.
2450
2451 Tue Jun 8 12:16:03 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
2452
2453 Support for H8/300-H
2454 * h8300.h: Lots of new opcodes.
2455
2456 Fri Jun 4 15:41:37 1993 Steve Chamberlain (sac@phydeaux.cygnus.com)
2457
2458 * h8300.h: checkpoint, includes H8/300-H opcodes.
2459
2460 Thu Jun 3 15:42:59 1993 Stu Grossman (grossman@cygnus.com)
2461
2462 * Patches from Jeffrey Law <law@cs.utah.edu>.
2463 * hppa.h: Rework single precision FP
2464 instructions so that they correctly disassemble code
2465 PA1.1 code.
2466
2467 Thu May 27 19:21:22 1993 Bruce Bauman (boot@osf.org)
2468
2469 * i386.h (i386_optab, mov pattern): Remove Mem16 restriction from
2470 mov to allow instructions like mov ss,xyz(ecx) to assemble.
2471
2472 Tue May 25 00:39:40 1993 Ken Raeburn (raeburn@cygnus.com)
2473
2474 * hppa.h: Use new version from Utah if OLD_TABLE isn't defined;
2475 gdb will define it for now.
2476
2477 Mon May 24 15:20:06 1993 Ken Raeburn (raeburn@cambridge.cygnus.com)
2478
2479 * sparc.h: Don't end enumerator list with comma.
2480
2481 Fri May 14 15:15:50 1993 Ian Lance Taylor (ian@cygnus.com)
2482
2483 * Based on patches from davidj@ICSI.Berkeley.EDU (David Johnson):
2484 * mips.h (OP_MASK_COPZ, OP_SH_COPZ): Define.
2485 ("bc2t"): Correct typo.
2486 ("[ls]wc[023]"): Use T rather than t.
2487 ("c[0123]"): Define general coprocessor instructions.
2488
2489 Mon May 10 06:02:25 1993 Ken Raeburn (raeburn@kr-pc.cygnus.com)
2490
2491 * m68k.h: Move split point for gcc compilation more towards
2492 middle.
2493
2494 Fri Apr 9 13:26:16 1993 Jim Kingdon (kingdon@cygnus.com)
2495
2496 * rs6k.h: Clean up instructions for primary opcode 19 (many were
2497 simply wrong, ics, rfi, & rfsvc were missing).
2498 Add "a" to opr_ext for "bb". Doc fix.
2499
2500 Thu Mar 18 13:45:31 1993 Per Bothner (bothner@rtl.cygnus.com)
2501
2502 * i386.h: 486 extensions from John Hassey (hassey@dg-rtp.dg.com).
2503 * mips.h: Add casts, to suppress warnings about shifting too much.
2504 * m68k.h: Document the placement code '9'.
2505
2506 Thu Feb 18 02:03:14 1993 John Gilmore (gnu@cygnus.com)
2507
2508 * m68k.h (BREAK_UP_BIG_DECL, AND_OTHER_PART): Add kludge which
2509 allows callers to break up the large initialized struct full of
2510 opcodes into two half-sized ones. This permits GCC to compile
2511 this module, since it takes exponential space for initializers.
2512 (numopcodes, endop): Revise to use AND_OTHER_PART in size calcs.
2513
2514 Thu Feb 4 02:06:56 1993 John Gilmore (gnu@cygnus.com)
2515
2516 * a29k.h: Remove RCS crud, update GPL to v2, update copyrights.
2517 * convex.h: Added, from GDB's convx-opcode.h. Added CONST to all
2518 initialized structs in it.
2519
2520 Thu Jan 28 21:32:22 1993 John Gilmore (gnu@cygnus.com)
2521
2522 Delta 88 changes inspired by Carl Greco, <cgreco@Creighton.Edu>:
2523 * m88k.h (PMEM): Avoid previous definition from <sys/param.h>.
2524 (AND): Change to AND_ to avoid ansidecl.h `AND' conflict.
2525
2526 Sat Jan 23 18:10:49 PST 1993 Ralph Campbell (ralphc@pyramid.com)
2527
2528 * mips.h: document "i" and "j" operands correctly.
2529
2530 Thu Jan 7 15:58:13 1993 Ian Lance Taylor (ian@tweedledumb.cygnus.com)
2531
2532 * mips.h: Removed endianness dependency.
2533
2534 Sun Jan 3 14:13:35 1993 Steve Chamberlain (sac@thepub.cygnus.com)
2535
2536 * h8300.h: include info on number of cycles per instruction.
2537
2538 Mon Dec 21 21:29:08 1992 Stu Grossman (grossman at cygnus.com)
2539
2540 * hppa.h: Move handy aliases to the front. Fix masks for extract
2541 and deposit instructions.
2542
2543 Sat Dec 12 16:09:48 1992 Ian Lance Taylor (ian@cygnus.com)
2544
2545 * i386.h: accept shld and shrd both with and without the shift
2546 count argument, which is always %cl.
2547
2548 Fri Nov 27 17:13:18 1992 Ken Raeburn (raeburn at cygnus.com)
2549
2550 * i386.h (i386_optab_end, i386_regtab_end): Now const.
2551 (one_byte_segment_defaults, two_byte_segment_defaults,
2552 i386_prefixtab_end): Ditto.
2553
2554 Mon Nov 23 10:47:25 1992 Ken Raeburn (raeburn@cygnus.com)
2555
2556 * vax.h (bb*): Use "v" (bitfield type), not "a" (address operand)
2557 for operand 2; from John Carr, jfc@dsg.dec.com.
2558
2559 Wed Nov 4 07:36:49 1992 Ken Raeburn (raeburn@cygnus.com)
2560
2561 * m68k.h: Define FIXED_SIZE_BRANCH, so bsr and bra instructions
2562 always use 16-bit offsets. Makes calculated-size jump tables
2563 feasible.
2564
2565 Fri Oct 16 22:52:43 1992 Ken Raeburn (raeburn@cygnus.com)
2566
2567 * i386.h: Fix one-operand forms of in* and out* patterns.
2568
2569 Tue Sep 22 14:08:14 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
2570
2571 * m68k.h: Added CPU32 support.
2572
2573 Tue Sep 22 00:38:41 1992 John Gilmore (gnu@cygnus.com)
2574
2575 * mips.h (break): Disassemble the argument. Patch from
2576 jonathan@cs.stanford.edu (Jonathan Stone).
2577
2578 Wed Sep 9 11:25:28 1992 Ian Lance Taylor (ian@cygnus.com)
2579
2580 * m68k.h: merged Motorola and MIT syntax.
2581
2582 Thu Sep 3 09:33:22 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2583
2584 * m68k.h (pmove): make the tests less strict, the 68k book is
2585 wrong.
2586
2587 Tue Aug 25 23:25:19 1992 Ken Raeburn (raeburn@cambridge.cygnus.com)
2588
2589 * m68k.h (m68ec030): Defined as alias for 68030.
2590 (m68k_opcodes): New type characters "3" for 68030 MMU regs and "t"
2591 for immediate 0-7 added. Set up some opcodes (ptest, bkpt) to use
2592 them. Tightened description of "fmovex" to distinguish it from
2593 some "pmove" encodings. Added "pmove" for 68030 MMU regs, cleaned
2594 up descriptions that claimed versions were available for chips not
2595 supporting them. Added "pmovefd".
2596
2597 Mon Aug 24 12:04:51 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2598
2599 * m68k.h: fix where the . goes in divull
2600
2601 Wed Aug 19 11:22:24 1992 Ian Lance Taylor (ian@cygnus.com)
2602
2603 * m68k.h: the cas2 instruction is supposed to be written with
2604 indirection on the last two operands, which can be either data or
2605 address registers. Added a new operand type 'r' which accepts
2606 either register type. Added new cases for cas2l and cas2w which
2607 use them. Corrected masks for cas2 which failed to recognize use
2608 of address register.
2609
2610 Fri Aug 14 14:20:38 1992 Per Bothner (bothner@cygnus.com)
2611
2612 * m68k.h: Merged in patches (mostly m68040-specific) from
2613 Colin Smith <colin@wrs.com>.
2614
2615 * m68k.h: Merged m68kmri.h and m68k.h (using the former as a
2616 base). Also cleaned up duplicates, re-ordered instructions for
2617 the sake of dis-assembling (so aliases come after standard names).
2618 * m68kmri.h: Now just defines some macros, and #includes m68k.h.
2619
2620 Wed Aug 12 16:38:15 1992 Steve Chamberlain (sac@thepub.cygnus.com)
2621
2622 * m68kmri.h: added various opcodes. Moved jbxx to bxxes. Filled in
2623 all missing .s
2624
2625 Mon Aug 10 23:22:33 1992 Ken Raeburn (raeburn@cygnus.com)
2626
2627 * sparc.h: Moved tables to BFD library.
2628
2629 * i386.h (i386_optab): Add fildq, fistpq aliases used by gcc.
2630
2631 Sun Jun 28 13:29:03 1992 Fred Fish (fnf@cygnus.com)
2632
2633 * h8300.h: Finish filling in all the holes in the opcode table,
2634 so that the Lucid C compiler can digest this as well...
2635
2636 Fri Jun 26 21:27:17 1992 John Gilmore (gnu at cygnus.com)
2637
2638 * i386.h: Add setc, setnc, addr16, data16, repz, repnz aliases.
2639 Fix opcodes on various sizes of fild/fist instructions
2640 (16bit=no suffix, 32bit="l" suffix, 64bit="ll" suffix).
2641 Use tabs to indent for comments. Fixes suggested by Minh Tran-Le.
2642
2643 Thu Jun 25 16:13:26 1992 Stu Grossman (grossman at cygnus.com)
2644
2645 * h8300.h: Fill in all the holes in the opcode table so that the
2646 losing HPUX C compiler can digest this...
2647
2648 Thu Jun 11 12:15:25 1992 John Gilmore (gnu at cygnus.com)
2649
2650 * mips.h: Fix decoding of coprocessor instructions, somewhat.
2651 (Fix by Eric Anderson, 3jean@maas-neotek.arc.nasa.gov.)
2652
2653 Thu May 28 11:17:44 1992 Jim Wilson (wilson@sphagnum.cygnus.com)
2654
2655 * sparc.h: Add new architecture variant sparclite; add its scan
2656 and divscc opcodes. Define ARCHITECTURES_CONFLICT_P macro.
2657
2658 Tue May 5 14:23:27 1992 Per Bothner (bothner@rtl.cygnus.com)
2659
2660 * mips.h: Add some more opcode synonyms (from Frank Yellin,
2661 fy@lucid.com).
2662
2663 Thu Apr 16 18:25:26 1992 Per Bothner (bothner@cygnus.com)
2664
2665 * rs6k.h: New version from IBM (Metin).
2666
2667 Thu Apr 9 00:31:19 1992 Per Bothner (bothner@rtl.cygnus.com)
2668
2669 * rs6k.h: Fix incorrect extended opcode for instructions `fm'
2670 and `fd'. (From metin@ibmpa.awdpa.ibm.com (Metin G. Ozisik).)
2671
2672 Tue Apr 7 13:38:47 1992 Stu Grossman (grossman at cygnus.com)
2673
2674 * rs6k.h: Move from ../../gdb/rs6k-opcode.h.
2675
2676 Fri Apr 3 11:30:20 1992 Fred Fish (fnf@cygnus.com)
2677
2678 * m68k.h (one, two): Cast macro args to unsigned to suppress
2679 complaints from compiler and lint about integer overflow during
2680 shift.
2681
2682 Sun Mar 29 12:22:08 1992 John Gilmore (gnu at cygnus.com)
2683
2684 * sparc.h (OP): Avoid signed overflow when shifting to high order bit.
2685
2686 Fri Mar 6 00:22:38 1992 John Gilmore (gnu at cygnus.com)
2687
2688 * mips.h: Make bitfield layout depend on the HOST compiler,
2689 not on the TARGET system.
2690
2691 Fri Feb 21 01:29:51 1992 K. Richard Pixley (rich@cygnus.com)
2692
2693 * i386.h: added inb, inw, outb, outw opcodes, added att syntax for
2694 scmp, slod, smov, ssca, ssto. Curtesy Minh Tran-Le
2695 <TRANLE@INTELLICORP.COM>.
2696
2697 Thu Jan 30 07:31:44 1992 Steve Chamberlain (sac at rtl.cygnus.com)
2698
2699 * h8300.h: turned op_type enum into #define list
2700
2701 Thu Jan 30 01:07:24 1992 John Gilmore (gnu at cygnus.com)
2702
2703 * sparc.h: Remove "cypress" architecture. Remove "fitox" and
2704 similar instructions -- they've been renamed to "fitoq", etc.
2705 REALLY fix tsubcctv. Fix "fcmpeq" and "fcmpq" which had wrong
2706 number of arguments.
2707 * h8300.h: Remove extra ; which produces compiler warning.
2708
2709 Tue Jan 28 22:59:22 1992 Stu Grossman (grossman at cygnus.com)
2710
2711 * sparc.h: fix opcode for tsubcctv.
2712
2713 Tue Jan 7 17:19:39 1992 K. Richard Pixley (rich at cygnus.com)
2714
2715 * sparc.h: fba and cba are now aliases for fb and cb respectively.
2716
2717 Fri Dec 27 10:55:50 1991 Per Bothner (bothner at cygnus.com)
2718
2719 * sparc.h (nop): Made the 'lose' field be even tighter,
2720 so only a standard 'nop' is disassembled as a nop.
2721
2722 Sun Dec 22 12:18:18 1991 Michael Tiemann (tiemann at cygnus.com)
2723
2724 * sparc.h (nop): Add RD_GO to `lose' so that only %g0 in dest is
2725 disassembled as a nop.
2726
2727 Wed Dec 18 17:19:44 1991 Stu Grossman (grossman at cygnus.com)
2728
2729 * m68k.h, sparc.h: ANSIfy enums.
2730
2731 Tue Dec 10 00:22:20 1991 K. Richard Pixley (rich at rtl.cygnus.com)
2732
2733 * sparc.h: fix a typo.
2734
2735 Sat Nov 30 20:40:51 1991 Steve Chamberlain (sac at rtl.cygnus.com)
2736
2737 * a29k.h, arm.h, h8300.h, i386.h, i860.h, i960.h , m68k.h,
2738 m88k.h, mips.h , np1.h, ns32k.h, pn.h, pyr.h, sparc.h, tahoe.h,
2739 vax.h: Renamed from ../<foo>-opcode.h.
2740
2741 \f
2742 Local Variables:
2743 version-control: never
2744 End:
This page took 0.196731 seconds and 5 git commands to generate.