include/opcode/ChangeLog

   1 2004-11-19  Alan Modra  <amodra@bigpond.net.au>
   2
   3         * msp430.h (struct rcodes_s, MSP430_RLC, msp430_rcodes,
   4         struct hcodes_s, msp430_hcodes): Move to gas/config/tc-msp430.c.
   5
   6 2004-11-08  Inderpreet Singh   <inderpreetb@nioda.hcltech.com>
   7             Vineet Sharma      <vineets@noida.hcltech.com>
   8
   9         * maxq.h: New file: Disassembly information for the maxq port.
  10
  11 2004-11-05  H.J. Lu  <hongjiu.lu@intel.com>
  12
  13         * i386.h (i386_optab): Put back "movzb".
  14
  15 2004-11-04  Hans-Peter Nilsson  <hp@axis.com>
  16
  17         * cris.h (enum cris_insn_version_usage): Tweak formatting and
  18         comments.  Remove member cris_ver_sim.  Add members
  19         cris_ver_sim_v0_10, cris_ver_v0_10, cris_ver_v3_10,
  20         cris_ver_v8_10, cris_ver_v10, cris_ver_v10p.
  21         (struct cris_support_reg, struct cris_cond15): New types.
  22         (cris_conds15): Declare.
  23         (JUMP_PC_INCR_OPCODE_V32, BA_DWORD_OPCODE, NOP_OPCODE_COMMON)
  24         (NOP_OPCODE_ZBITS_COMMON, LAPC_DWORD_OPCODE, LAPC_DWORD_Z_BITS)
  25         (NOP_OPCODE_V32, NOP_Z_BITS_V32): New macros.
  26         (NOP_Z_BITS): Define in terms of NOP_OPCODE.
  27         (cris_imm_oprnd_size_type): New members SIZE_FIELD_SIGNED and
  28         SIZE_FIELD_UNSIGNED.
  29
  30 2004-11-04 Jan Beulich <jbeulich@novell.com>
  31
  32         * i386.h (sldx_Suf): Remove.
  33         (FP, l_FP, sl_FP, x_FP): Don't imply IgnoreSize.
  34         (q_FP): Define, implying no REX64.
  35         (x_FP, sl_FP): Imply FloatMF.
  36         (i386_optab): Split reg and mem forms of moving from segment registers
  37         so that the memory forms can ignore the 16-/32-bit operand size
  38         distinction. Adjust a few others for Intel mode. Remove *FP uses from
  39         all non-floating-point instructions. Unite 32- and 64-bit forms of
  40         movsx, movzx, and movd. Adjust floating point operations for the above
  41         changes to the *FP macros. Add DefaultSize to floating point control
  42         insns operating on larger memory ranges. Remove left over comments
  43         hinting at certain insns being Intel-syntax ones where the ones
  44         actually meant are already gone.
  45
  46 2004-10-07  Tomer Levi  <Tomer.Levi@nsc.com>
  47
  48         * crx.h: Add COPS_REG_INS - Coprocessor Special register
  49         instruction type.
  50
  51 2004-09-30  Paul Brook  <paul@codesourcery.com>
  52
  53         * arm.h (ARM_EXT_V6K, ARM_EXT_V6Z): Define.
  54         (ARM_ARCH_V6K, ARM_ARCH_V6Z, ARM_ARCH_V6ZK): Define.
  55
  56 2004-09-11  Theodore A. Roth  <troth@openavr.org>
  57
  58         * avr.h: Add support for
  59         atmega48, atmega88, atmega168, attiny13, attiny2313, at90can128.
  60
  61 2004-09-09  Segher Boessenkool  <segher@kernel.crashing.org>
  62
  63         * ppc.h (PPC_OPERAND_OPTIONAL): Fix comment.
  64
  65 2004-08-24  Dmitry Diky  <diwil@spec.ru>
  66
  67         * msp430.h (msp430_opc): Add new instructions.
  68         (msp430_rcodes): Declare new instructions.
  69         (msp430_hcodes): Likewise..
  70
  71 2004-08-13  Nick Clifton  <nickc@redhat.com>
  72
  73         PR/301
  74         * h8300.h (O_JSR): Do not allow VECIND addressing for non-SX
  75         processors.
  76
  77 2004-08-30  Michal Ludvig  <mludvig@suse.cz>
  78
  79         * i386.h (i386_optab): Added montmul/xsha1/xsha256 insns.
  80
  81 2004-07-22  H.J. Lu  <hongjiu.lu@intel.com>
  82
  83         * i386.h (i386_optab): Allow cs/ds in 64bit for branch hints.
  84
  85 2004-07-21  Jan Beulich  <jbeulich@novell.com>
  86
  87         * i386.h: Adjust instruction descriptions to better match the
  88         specification.
  89
  90 2004-07-16  Richard Earnshaw  <rearnsha@arm.com>
  91
  92         * arm.h: Remove all old content.  Replace with architecture defines
  93         from gas/config/tc-arm.c.
  94
  95 2004-07-09  Andreas Schwab  <schwab@suse.de>
  96
  97         * m68k.h: Fix comment.
  98
  99 2004-07-07  Tomer Levi  <Tomer.Levi@nsc.com>
 100
 101         * crx.h: New file.
 102
 103 2004-06-24  Alan Modra  <amodra@bigpond.net.au>
 104
 105         * i386.h (i386_optab): Remove fildd, fistpd and fisttpd.
 106
 107 2004-05-24  Peter Barada  <peter@the-baradas.com>
 108
 109         * m68k.h: Add 'size' to m68k_opcode.
 110
 111 2004-05-05  Peter Barada  <peter@the-baradas.com>
 112
 113         * m68k.h: Switch from ColdFire chip name to core variant.
 114
 115 2004-04-22  Peter Barada  <peter@the-baradas.com>
 116
 117         * m68k.h: Add mcfmac/mcfemac definitions.  Update operand
 118         descriptions for new EMAC cases.
 119         Remove ColdFire macmw/macml/msacmw/msacmw hacks and properly
 120         handle Motorola MAC syntax.
 121         Allow disassembly of ColdFire V4e object files.
 122
 123 2004-03-16  Alan Modra  <amodra@bigpond.net.au>
 124
 125         * ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.
 126
 127 2004-03-12  Jakub Jelinek  <jakub@redhat.com>
 128
 129         * i386.h (i386_optab): Remove CpuNo64 from sysenter and sysexit.
 130
 131 2004-03-12  Michal Ludvig  <mludvig@suse.cz>
 132
 133         * i386.h (i386_optab): Added xstore as an alias for xstorerng.
 134
 135 2004-03-12  Michal Ludvig  <mludvig@suse.cz>
 136
 137         * i386.h (i386_optab): Added xstore/xcrypt insns.
 138
 139 2004-02-09  Anil Paranjpe  <anilp1@KPITCummins.com>
 140
 141         * h8300.h (32bit ldc/stc): Add relaxing support.
 142
 143 2004-01-12  Anil Paranjpe  <anilp1@KPITCummins.com>
 144
 145         * h8300.h (BITOP): Pass MEMRELAX flag.
 146
 147 2004-01-09  Anil Paranjpe  <anilp1@KPITCummins.com>
 148
 149         * h8300.h (BITOP): Dissallow operations on @aa:16 and @aa:32
 150         except for the H8S.
 151
 152 For older changes see ChangeLog-9103
 153 \f
 154 Local Variables:
 155 mode: change-log
 156 left-margin: 8
 157 fill-column: 74
 158 version-control: never
 159 End: