RISC-V: Add sext.[bh] and zext.[bhw] pseudo instructions.
[deliverable/binutils-gdb.git] / opcodes / .gitignore
1 /s390-mkopc
2 /s390-opc.tab
This page took 0.029378 seconds and 4 git commands to generate.