35a16f5031b7c976a7b1d2ca94d414d0c7701eb4
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
1 2018-01-17 Jim Wilson <jimw@sifive.com>
2
3 * riscv-opc.c (riscv_opcodes) <addi>: Use z instead of 0.
4
5 2018-01-17 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
6
7 * i386-gen.c (cpu_flag_init): Delete CPU_CET_FLAGS, CpuCET.
8 Add CPU_IBT_FLAGS, CPU_SHSTK_FLAGS, CPY_ANY_IBT_FLAGS,
9 CPU_ANY_SHSTK_FLAGS, CpuIBT, CpuSHSTK.
10 (cpu_flags): Add CpuIBT, CpuSHSTK.
11 * i386-opc.h (enum): Add CpuIBT, CpuSHSTK.
12 (i386_cpu_flags): Add cpuibt, cpushstk.
13 * i386-opc.tbl: Change CpuCET to CpuSHSTK and CpuIBT.
14 * i386-init.h: Regenerate.
15 * i386-tbl.h: Likewise.
16
17 2018-01-16 Nick Clifton <nickc@redhat.com>
18
19 * po/pt_BR.po: Updated Brazilian Portugese translation.
20 * po/de.po: Updated German translation.
21
22 2018-01-15 Jim Wilson <jimw@sifive.com>
23
24 * riscv-opc.c (match_c_nop): New.
25 (riscv_opcodes) <addi>: Handle an addi that compresses to c.nop.
26
27 2018-01-15 Nick Clifton <nickc@redhat.com>
28
29 * po/uk.po: Updated Ukranian translation.
30
31 2018-01-13 Nick Clifton <nickc@redhat.com>
32
33 * po/opcodes.pot: Regenerated.
34
35 2018-01-13 Nick Clifton <nickc@redhat.com>
36
37 * configure: Regenerate.
38
39 2018-01-13 Nick Clifton <nickc@redhat.com>
40
41 2.30 branch created.
42
43 2018-01-11 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
44
45 * i386-opc.tbl: Remove VL variants for 4FMAPS and 4VNNIW insns.
46 * i386-tbl.h: Regenerate.
47
48 2018-01-10 Jan Beulich <jbeulich@suse.com>
49
50 * i386-opc.tbl (v4fmaddss, v4fnmaddss): Adjust Disp8MemShift.
51 * i386-tbl.h: Re-generate.
52
53 2018-01-10 Jan Beulich <jbeulich@suse.com>
54
55 * i386-opc.tbl (vpcmpeqb, vpcmpleb, vpcmpltb, vpcmpneqb,
56 vpcmpnleb, vpcmpnltb, vpcmpequb, vpcmpleub, vpcmpltub,
57 vpcmpnequb, vpcmpnleub, vpcmpnltub, vpcmpeqw, vpcmplew,
58 vpcmpltw, vpcmpneqw, vpcmpnlew, vpcmpnltw, vpcmpequw, vpcmpleuw,
59 vpcmpltuw, vpcmpnequw, vpcmpnleuw, vpcmpnltuw): Adjust
60 Disp8MemShift of AVX512VL forms.
61 * i386-tbl.h: Re-generate.
62
63 2018-01-09 Jim Wilson <jimw@sifive.com>
64
65 * riscv-dis.c (maybe_print_address): If base_reg is zero,
66 then the hi_addr value is zero.
67
68 2018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
69
70 * arm-dis.c (arm_opcodes): Add csdb.
71 (thumb32_opcodes): Add csdb.
72
73 2018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
74
75 * aarch64-tbl.h (aarch64_opcode_table): Add "csdb".
76 * aarch64-asm-2.c: Regenerate.
77 * aarch64-dis-2.c: Regenerate.
78 * aarch64-opc-2.c: Regenerate.
79
80 2018-01-08 H.J. Lu <hongjiu.lu@intel.com>
81
82 PR gas/22681
83 * i386-opc.tbl: Properly encode vmovd with Qword memeory operand.
84 Remove AVX512 vmovd with 64-bit operands.
85 * i386-tbl.h: Regenerated.
86
87 2018-01-05 Jim Wilson <jimw@sifive.com>
88
89 * riscv-dis.c (print_insn_args) <'s'>: Call maybe_print_address for a
90 jalr.
91
92 2018-01-03 Alan Modra <amodra@gmail.com>
93
94 Update year range in copyright notice of all files.
95
96 2018-01-02 Jan Beulich <jbeulich@suse.com>
97
98 * i386-gen.c (operand_type_init): Restore OPERAND_TYPE_REGYMM
99 and OPERAND_TYPE_REGZMM entries.
100
101 For older changes see ChangeLog-2017
102 \f
103 Copyright (C) 2018 Free Software Foundation, Inc.
104
105 Copying and distribution of this file, with or without modification,
106 are permitted in any medium without royalty provided the copyright
107 notice and this notice are preserved.
108
109 Local Variables:
110 mode: change-log
111 left-margin: 8
112 fill-column: 74
113 version-control: never
114 End:
This page took 0.037449 seconds and 3 git commands to generate.