1 2018-01-17 Jim Wilson <jimw@sifive.com>
3 * riscv-opc.c (riscv_opcodes) <addi>: Use z instead of 0.
5 2018-01-17 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
7 * i386-gen.c (cpu_flag_init): Delete CPU_CET_FLAGS, CpuCET.
8 Add CPU_IBT_FLAGS, CPU_SHSTK_FLAGS, CPY_ANY_IBT_FLAGS,
9 CPU_ANY_SHSTK_FLAGS, CpuIBT, CpuSHSTK.
10 (cpu_flags): Add CpuIBT, CpuSHSTK.
11 * i386-opc.h (enum): Add CpuIBT, CpuSHSTK.
12 (i386_cpu_flags): Add cpuibt, cpushstk.
13 * i386-opc.tbl: Change CpuCET to CpuSHSTK and CpuIBT.
14 * i386-init.h: Regenerate.
15 * i386-tbl.h: Likewise.
17 2018-01-16 Nick Clifton <nickc@redhat.com>
19 * po/pt_BR.po: Updated Brazilian Portugese translation.
20 * po/de.po: Updated German translation.
22 2018-01-15 Jim Wilson <jimw@sifive.com>
24 * riscv-opc.c (match_c_nop): New.
25 (riscv_opcodes) <addi>: Handle an addi that compresses to c.nop.
27 2018-01-15 Nick Clifton <nickc@redhat.com>
29 * po/uk.po: Updated Ukranian translation.
31 2018-01-13 Nick Clifton <nickc@redhat.com>
33 * po/opcodes.pot: Regenerated.
35 2018-01-13 Nick Clifton <nickc@redhat.com>
37 * configure: Regenerate.
39 2018-01-13 Nick Clifton <nickc@redhat.com>
43 2018-01-11 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
45 * i386-opc.tbl: Remove VL variants for 4FMAPS and 4VNNIW insns.
46 * i386-tbl.h: Regenerate.
48 2018-01-10 Jan Beulich <jbeulich@suse.com>
50 * i386-opc.tbl (v4fmaddss, v4fnmaddss): Adjust Disp8MemShift.
51 * i386-tbl.h: Re-generate.
53 2018-01-10 Jan Beulich <jbeulich@suse.com>
55 * i386-opc.tbl (vpcmpeqb, vpcmpleb, vpcmpltb, vpcmpneqb,
56 vpcmpnleb, vpcmpnltb, vpcmpequb, vpcmpleub, vpcmpltub,
57 vpcmpnequb, vpcmpnleub, vpcmpnltub, vpcmpeqw, vpcmplew,
58 vpcmpltw, vpcmpneqw, vpcmpnlew, vpcmpnltw, vpcmpequw, vpcmpleuw,
59 vpcmpltuw, vpcmpnequw, vpcmpnleuw, vpcmpnltuw): Adjust
60 Disp8MemShift of AVX512VL forms.
61 * i386-tbl.h: Re-generate.
63 2018-01-09 Jim Wilson <jimw@sifive.com>
65 * riscv-dis.c (maybe_print_address): If base_reg is zero,
66 then the hi_addr value is zero.
68 2018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
70 * arm-dis.c (arm_opcodes): Add csdb.
71 (thumb32_opcodes): Add csdb.
73 2018-01-09 James Greenhalgh <james.greenhalgh@arm.com>
75 * aarch64-tbl.h (aarch64_opcode_table): Add "csdb".
76 * aarch64-asm-2.c: Regenerate.
77 * aarch64-dis-2.c: Regenerate.
78 * aarch64-opc-2.c: Regenerate.
80 2018-01-08 H.J. Lu <hongjiu.lu@intel.com>
83 * i386-opc.tbl: Properly encode vmovd with Qword memeory operand.
84 Remove AVX512 vmovd with 64-bit operands.
85 * i386-tbl.h: Regenerated.
87 2018-01-05 Jim Wilson <jimw@sifive.com>
89 * riscv-dis.c (print_insn_args) <'s'>: Call maybe_print_address for a
92 2018-01-03 Alan Modra <amodra@gmail.com>
94 Update year range in copyright notice of all files.
96 2018-01-02 Jan Beulich <jbeulich@suse.com>
98 * i386-gen.c (operand_type_init): Restore OPERAND_TYPE_REGYMM
99 and OPERAND_TYPE_REGZMM entries.
101 For older changes see ChangeLog-2017
103 Copyright (C) 2018 Free Software Foundation, Inc.
105 Copying and distribution of this file, with or without modification,
106 are permitted in any medium without royalty provided the copyright
107 notice and this notice are preserved.
113 version-control: never