bfd/
[deliverable/binutils-gdb.git] / opcodes / ChangeLog
1 2010-05-07 Tristan Gingold <gingold@adacore.com>
2
3 * Makefile.in: Regenerate with automake 1.11.1.
4 * aclocal.m4: Ditto.
5
6 2010-05-05 Nick Clifton <nickc@redhat.com>
7
8 * po/es.po: Updated Spanish translation.
9
10 2010-04-22 Nick Clifton <nickc@redhat.com>
11
12 * po/opcodes.pot: Updated by the Translation project.
13 * po/vi.po: Updated Vietnamese translation.
14
15 2010-04-16 H.J. Lu <hongjiu.lu@intel.com>
16
17 * i386-dis.c (get_valid_dis386): Return bad_opcode on unknown
18 bits in opcode.
19
20 2010-04-09 Nick Clifton <nickc@redhat.com>
21
22 * i386-dis.c (print_insn): Remove unused variable op.
23 (OP_sI): Remove unused variable mask.
24
25 2010-04-07 Alan Modra <amodra@gmail.com>
26
27 * configure: Regenerate.
28
29 2010-04-06 Peter Bergner <bergner@vnet.ibm.com>
30
31 * ppc-opc.c (RBOPT): New define.
32 ("dccci"): Enable for PPCA2. Make operands optional.
33 ("iccci"): Likewise. Do not deprecate for PPC476.
34
35 2010-04-02 Masaki Muranaka <monaka@monami-software.com>
36
37 * cr16-opc.c (cr16_instruction): Fix typo in comment.
38
39 2010-03-25 Joseph Myers <joseph@codesourcery.com>
40
41 * Makefile.am (TARGET_LIBOPCODES_CFILES): Add tic6x-dis.c.
42 * Makefile.in: Regenerate.
43 * configure.in (bfd_tic6x_arch): New.
44 * configure: Regenerate.
45 * disassemble.c (ARCH_tic6x): Define if ARCH_all.
46 (disassembler): Handle TI C6X.
47 * tic6x-dis.c: New.
48
49 2010-03-24 Mike Frysinger <vapier@gentoo.org>
50
51 * bfin-dis.c (decode_regs_hi): Change REG_LH2 typo to REG_MH2.
52
53 2010-03-23 Joseph Myers <joseph@codesourcery.com>
54
55 * dis-buf.c (buffer_read_memory): Give error for reading just
56 before the start of memory.
57
58 2010-03-22 Sebastian Pop <sebastian.pop@amd.com>
59 Quentin Neill <quentin.neill@amd.com>
60
61 * i386-dis.c (OP_LWP_I): Removed.
62 (reg_table): Do not use OP_LWP_I, use Iq.
63 (OP_LWPCB_E): Remove use of names16.
64 (OP_LWP_E): Same.
65 * i386-opc.tbl: Removed 16bit LWP insns. 32bit LWP insns
66 should not set the Vex.length bit.
67 * i386-tbl.h: Regenerated.
68
69 2010-02-25 Edmar Wienskoski <edmar@freescale.com>
70
71 * ppc-dis.c (ppc_opts): Add PPC_OPCODE_E500MC for "e500mc64".
72
73 2010-02-24 Nick Clifton <nickc@redhat.com>
74
75 PR binutils/6773
76 * arm-dis.c (arm_opcodes): Replace <prefix>addsubx with
77 <prefix>asx. Replace <prefix>subaddx with <prefix>sax.
78 (thumb32_opcodes): Likewise.
79
80 2010-02-15 Nick Clifton <nickc@redhat.com>
81
82 * po/vi.po: Updated Vietnamese translation.
83
84 2010-02-12 Doug Evans <dje@sebabeach.org>
85
86 * lm32-opinst.c: Regenerate.
87
88 2010-02-11 Doug Evans <dje@sebabeach.org>
89
90 * cgen-dis.in (print_normal): Delete CGEN_PRINT_NORMAL.
91 (print_address): Delete CGEN_PRINT_ADDRESS.
92 * fr30-dis.c, * frv-dis.c, * ip2k-dis.c, * iq2000-dis.c,
93 * lm32-dis.c, * m32c-dis.c, * m32r-desc.c, * m32r-desc.h,
94 * m32r-dis.c, * mep-dis.c, * mt-dis.c, * openrisc-dis.c,
95 * xc16x-dis.c, * xstormy16-dis.c: Regenerate.
96
97 * fr30-desc.c, * fr30-desc.h, * fr30-opc.c,
98 * frv-desc.c, * frv-desc.h, * frv-opc.c,
99 * ip2k-desc.c, * ip2k-desc.h, * ip2k-opc.c,
100 * iq2000-desc.c, * iq2000-desc.h, * iq2000-opc.c,
101 * lm32-desc.c, * lm32-desc.h, * lm32-opc.c, * lm32-opinst.c,
102 * m32c-desc.c, * m32c-desc.h, * m32c-opc.c,
103 * m32r-desc.c, * m32r-desc.h, * m32r-opc.c, * m32r-opinst.c,
104 * mep-desc.c, * mep-desc.h, * mep-opc.c,
105 * mt-desc.c, * mt-desc.h, * mt-opc.c,
106 * openrisc-desc.c, * openrisc-desc.h, * openrisc-opc.c,
107 * xc16x-desc.c, * xc16x-desc.h, * xc16x-opc.c,
108 * xstormy16-desc.c, * xstormy16-desc.h, * xstormy16-opc.c: Regenerate.
109
110 2010-02-11 H.J. Lu <hongjiu.lu@intel.com>
111
112 * i386-dis.c: Update copyright.
113 * i386-gen.c: Likewise.
114 * i386-opc.h: Likewise.
115 * i386-opc.tbl: Likewise.
116
117 2010-02-10 Quentin Neill <quentin.neill@amd.com>
118 Sebastian Pop <sebastian.pop@amd.com>
119
120 * i386-dis.c (OP_EX_VexImmW): Reintroduced
121 function to handle 5th imm8 operand.
122 (PREFIX_VEX_3A48): Added.
123 (PREFIX_VEX_3A49): Added.
124 (VEX_W_3A48_P_2): Added.
125 (VEX_W_3A49_P_2): Added.
126 (prefix table): Added entries for PREFIX_VEX_3A48
127 and PREFIX_VEX_3A49.
128 (vex table): Added entries for VEX_W_3A48_P_2 and
129 and VEX_W_3A49_P_2.
130 * i386-gen.c (operand_type_init): Added OPERAND_TYPE_VEC_IMM4
131 for Vec_Imm4 operands.
132 * i386-opc.h (enum): Added Vec_Imm4.
133 (i386_operand_type): Added vec_imm4.
134 * i386-opc.tbl: Add entries for vpermilp[ds].
135 * i386-init.h: Regenerated.
136 * i386-tbl.h: Regenerated.
137
138 2010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
139
140 * ppc-dis.c (ppc_opts): Add "pwr4", "pwr5", "pwr5x", "pwr6"
141 and "pwr7". Move "a2" into alphabetical order.
142
143 2010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
144
145 * ppc-dis.c (ppc_opts): Add titan entry.
146 * ppc-opc.c (TITAN, MULHW): Define.
147 (powerpc_opcodes): Support AppliedMicro Titan core (APM83xxx).
148
149 2010-02-03 Quentin Neill <quentin.neill@amd.com>
150
151 * i386-gen.c (cpu_flag_init): Rename CPU_AMDFAM15_FLAGS
152 to CPU_BDVER1_FLAGS
153 * i386-init.h: Regenerated.
154
155 2010-02-03 Anthony Green <green@moxielogic.com>
156
157 * moxie-opc.c (moxie_form1_opc_info): Move "nop" from 0x00 to
158 0x0f, and make 0x00 an illegal instruction.
159
160 2010-01-29 Daniel Jacobowitz <dan@codesourcery.com>
161
162 * opcodes/arm-dis.c (struct arm_private_data): New.
163 (print_insn_coprocessor, print_insn_arm): Update to use struct
164 arm_private_data.
165 (is_mapping_symbol, get_map_sym_type): New functions.
166 (get_sym_code_type): Check the symbol's section. Do not check
167 mapping symbols.
168 (print_insn): Default to disassembling ARM mode code. Check
169 for mapping symbols separately from other symbols. Use
170 struct arm_private_data.
171
172 2010-01-28 H.J. Lu <hongjiu.lu@intel.com>
173
174 * i386-dis.c (EXVexWdqScalar): New.
175 (vex_scalar_w_dq_mode): Likewise.
176 (prefix_table): Update entries for PREFIX_VEX_3899,
177 PREFIX_VEX_389B, PREFIX_VEX_389D, PREFIX_VEX_389F,
178 PREFIX_VEX_38A9, PREFIX_VEX_38AB, PREFIX_VEX_38AD,
179 PREFIX_VEX_38AF, PREFIX_VEX_38B9, PREFIX_VEX_38BB,
180 PREFIX_VEX_38BD and PREFIX_VEX_38BF.
181 (intel_operand_size): Handle vex_scalar_w_dq_mode.
182 (OP_EX): Likewise.
183
184 2010-01-27 H.J. Lu <hongjiu.lu@intel.com>
185
186 * i386-dis.c (XMScalar): New.
187 (EXdScalar): Likewise.
188 (EXqScalar): Likewise.
189 (EXqScalarS): Likewise.
190 (VexScalar): Likewise.
191 (EXdVexScalarS): Likewise.
192 (EXqVexScalarS): Likewise.
193 (XMVexScalar): Likewise.
194 (scalar_mode): Likewise.
195 (d_scalar_mode): Likewise.
196 (d_scalar_swap_mode): Likewise.
197 (q_scalar_mode): Likewise.
198 (q_scalar_swap_mode): Likewise.
199 (vex_scalar_mode): Likewise.
200 (vex_len_table): Duplcate entries for VEX_LEN_10_P_1,
201 VEX_LEN_10_P_3, VEX_LEN_11_P_1, VEX_LEN_11_P_3, VEX_LEN_2A_P_1,
202 VEX_LEN_2A_P_3, VEX_LEN_2C_P_3, VEX_LEN_2D_P_1, VEX_LEN_2E_P_0,
203 VEX_LEN_2E_P_2, VEX_LEN_2F_P_2, VEX_LEN_51_P_1, VEX_LEN_51_P_3,
204 VEX_LEN_52_P_1, VEX_LEN_53_P_1, VEX_LEN_58_P_1, VEX_LEN_58_P_3,
205 VEX_LEN_59_P_1, VEX_LEN_5A_P_1, VEX_LEN_5A_P_3, VEX_LEN_5C_P_1,
206 VEX_LEN_5C_P_3, VEX_LEN_5D_P_1, VEX_LEN_5D_P_3, VEX_LEN_5E_P_1,
207 VEX_LEN_5E_P_3, VEX_LEN_5F_P_1, VEX_LEN_5F_P_3, VEX_LEN_6E_P_2,
208 VEX_LEN_7E_P_1, VEX_LEN_7E_P_2, VEX_LEN_D6_P_2, VEX_LEN_C2_P_1,
209 VEX_LEN_C2_P_3, VEX_LEN_3A0A_P_2 and VEX_LEN_3A0B_P_2.
210 (vex_w_table): Update entries for VEX_W_10_P_1, VEX_W_10_P_3,
211 VEX_W_11_P_1, VEX_W_11_P_3, VEX_W_2E_P_0, VEX_W_2E_P_2,
212 VEX_W_2F_P_0, VEX_W_2F_P_2, VEX_W_51_P_1, VEX_W_51_P_3,
213 VEX_W_52_P_1, VEX_W_53_P_1, VEX_W_58_P_1, VEX_W_58_P_3,
214 VEX_W_59_P_1, VEX_W_59_P_3, VEX_W_5A_P_1, VEX_W_5A_P_3,
215 VEX_W_5C_P_1, VEX_W_5C_P_3, VEX_W_5D_P_1, VEX_W_5D_P_3,
216 VEX_W_5E_P_1, VEX_W_5E_P_3, VEX_W_5F_P_1, VEX_W_5F_P_3,
217 VEX_W_7E_P_1, VEX_W_D6_P_2 VEX_W_C2_P_1, VEX_W_C2_P_3,
218 VEX_W_3A0A_P_2 and VEX_W_3A0B_P_2.
219 (intel_operand_size): Handle d_scalar_mode, d_scalar_swap_mode,
220 q_scalar_mode, q_scalar_swap_mode.
221 (OP_XMM): Handle scalar_mode.
222 (OP_EX): Handle d_scalar_mode, d_scalar_swap_mode, q_scalar_mode
223 and q_scalar_swap_mode.
224 (OP_VEX): Handle vex_scalar_mode.
225
226 2010-01-24 H.J. Lu <hongjiu.lu@intel.com>
227
228 * i386-dis.c (prefix_table): Remove trailing { Bad_Opcode }.
229
230 2010-01-24 H.J. Lu <hongjiu.lu@intel.com>
231
232 * i386-dis.c (vex_len_table): Remove trailing { Bad_Opcode }.
233
234 2010-01-24 H.J. Lu <hongjiu.lu@intel.com>
235
236 * i386-dis.c (prefix_table): Remove trailing { Bad_Opcode }.
237
238 2010-01-24 H.J. Lu <hongjiu.lu@intel.com>
239
240 * i386-dis.c (Bad_Opcode): New.
241 (bad_opcode): Likewise.
242 (dis386): Replace { "(bad)", { XX } } with { Bad_Opcode }.
243 (dis386_twobyte): Likewise.
244 (reg_table): Likewise.
245 (prefix_table): Likewise.
246 (x86_64_table): Likewise.
247 (vex_len_table): Likewise.
248 (vex_w_table): Likewise.
249 (mod_table): Likewise.
250 (rm_table): Likewise.
251 (float_reg): Likewise.
252 (reg_table): Remove trailing "(bad)" entries.
253 (prefix_table): Likewise.
254 (x86_64_table): Likewise.
255 (vex_len_table): Likewise.
256 (vex_w_table): Likewise.
257 (mod_table): Likewise.
258 (rm_table): Likewise.
259 (get_valid_dis386): Handle bytemode 0.
260
261 2010-01-23 H.J. Lu <hongjiu.lu@intel.com>
262
263 * i386-opc.h (VEXScalar): New.
264
265 * i386-opc.tbl: Replace "Vex" with "Vex=3" on AVX scalar
266 instructions.
267 * i386-tbl.h: Regenerated.
268
269 2010-01-21 H.J. Lu <hongjiu.lu@intel.com>
270
271 * i386-dis.c (mod_table): Use FXSAVE on xsave and xrstor.
272
273 * i386-opc.tbl: Add xsave64 and xrstor64.
274 * i386-tbl.h: Regenerated.
275
276 2010-01-20 Nick Clifton <nickc@redhat.com>
277
278 PR 11170
279 * arm-dis.c (print_arm_address): Do not ignore negative bit in PC
280 based post-indexed addressing.
281
282 2010-01-15 Sebastian Pop <sebastian.pop@amd.com>
283
284 * i386-opc.tbl: Support all the possible aliases for VPCOM* insns.
285 * i386-tbl.h: Regenerated.
286
287 2010-01-14 H.J. Lu <hongjiu.lu@intel.com>
288
289 * i386-opc.h (VexVVVV): Replace VEX.DNS with VEX.NDS in
290 comments.
291
292 2010-01-14 H.J. Lu <hongjiu.lu@intel.com>
293
294 * i386-dis.c (names_mm): New.
295 (intel_names_mm): Likewise.
296 (att_names_mm): Likewise.
297 (names_xmm): Likewise.
298 (intel_names_xmm): Likewise.
299 (att_names_xmm): Likewise.
300 (names_ymm): Likewise.
301 (intel_names_ymm): Likewise.
302 (att_names_ymm): Likewise.
303 (print_insn): Set names_mm, names_xmm and names_ymm.
304 (OP_MMX): Use names_mm, names_xmm and names_ymm.
305 (OP_XMM): Likewise.
306 (OP_EM): Likewise.
307 (OP_EMC): Likewise.
308 (OP_MXC): Likewise.
309 (OP_EX): Likewise.
310 (XMM_Fixup): Likewise.
311 (OP_VEX): Likewise.
312 (OP_EX_VexReg): Likewise.
313 (OP_Vex_2src): Likewise.
314 (OP_Vex_2src_1): Likewise.
315 (OP_Vex_2src_2): Likewise.
316 (OP_REG_VexI4): Likewise.
317
318 2010-01-13 H.J. Lu <hongjiu.lu@intel.com>
319
320 * i386-dis.c (print_insn): Update comments.
321
322 2010-01-12 H.J. Lu <hongjiu.lu@intel.com>
323
324 * i386-dis.c (rex_original): Removed.
325 (ckprefix): Remove rex_original.
326 (print_insn): Update comments.
327
328 2010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
329
330 * Makefile.in: Regenerate.
331 * configure: Regenerate.
332
333 2010-01-07 Doug Evans <dje@sebabeach.org>
334
335 * cgen-ibld.in (insert_normal, extract_normal): Minor cleanup.
336 * fr30-ibld.c, * frv-ibld.c, * ip2k-ibld.c, * iq2000-ibld.c,
337 * lm32-ibld.c, * m32c-ibld.c, * m32r-ibld.c, * mep-ibld.c,
338 * mt-ibld.c, * openrisc-ibld.c, * xc16x-ibld.c,
339 * xstormy16-ibld.c: Regenerate.
340
341 2010-01-06 Quentin Neill <quentin.neill@amd.com>
342
343 * i386-gen.c (cpu_flag_init): Add new CPU_AMDFAM15_FLAGS.
344 * i386-init.h: Regenerated.
345
346 2010-01-06 Daniel Gutson <dgutson@codesourcery.com>
347
348 * arm-dis.c (print_insn): Fixed search for next symbol and data
349 dumping condition, and the initial mapping symbol state.
350
351 2010-01-05 Doug Evans <dje@sebabeach.org>
352
353 * cgen-ibld.in: #include "cgen/basic-modes.h".
354 * fr30-ibld.c, * frv-ibld.c, * ip2k-ibld.c, * iq2000-ibld.c,
355 * lm32-ibld.c, * m32c-ibld.c, * m32r-ibld.c, * mep-ibld.c,
356 * mt-ibld.c, * openrisc-ibld.c, * xc16x-ibld.c,
357 * xstormy16-ibld.c: Regenerate.
358
359 2010-01-04 Nick Clifton <nickc@redhat.com>
360
361 PR 11123
362 * arm-dis.c (print_insn_coprocessor): Initialise value.
363
364 2010-01-04 Edmar Wienskoski <edmar@freescale.com>
365
366 * ppc-dis.c (ppc_opts): Add entry for "e500mc64".
367
368 2010-01-02 Doug Evans <dje@sebabeach.org>
369
370 * cgen-asm.in: Update copyright year.
371 * cgen-dis.in: Update copyright year.
372 * cgen-ibld.in: Update copyright year.
373 * fr30-asm.c, * fr30-desc.c, * fr30-desc.h, * fr30-dis.c,
374 * fr30-ibld.c, * fr30-opc.c, * fr30-opc.h, * frv-asm.c, * frv-desc.c,
375 * frv-desc.h, * frv-dis.c, * frv-ibld.c, * frv-opc.c, * frv-opc.h,
376 * ip2k-asm.c, * ip2k-desc.c, * ip2k-desc.h, * ip2k-dis.c,
377 * ip2k-ibld.c, * ip2k-opc.c, * ip2k-opc.h, * iq2000-asm.c,
378 * iq2000-desc.c, * iq2000-desc.h, * iq2000-dis.c, * iq2000-ibld.c,
379 * iq2000-opc.c, * iq2000-opc.h, * lm32-asm.c, * lm32-desc.c,
380 * lm32-desc.h, * lm32-dis.c, * lm32-ibld.c, * lm32-opc.c, * lm32-opc.h,
381 * lm32-opinst.c, * m32c-asm.c, * m32c-desc.c, * m32c-desc.h,
382 * m32c-dis.c, * m32c-ibld.c, * m32c-opc.c, * m32c-opc.h, * m32r-asm.c,
383 * m32r-desc.c, * m32r-desc.h, * m32r-dis.c, * m32r-ibld.c,
384 * m32r-opc.c, * m32r-opc.h, * m32r-opinst.c, * mep-asm.c, * mep-desc.c,
385 * mep-desc.h, * mep-dis.c, * mep-ibld.c, * mep-opc.c, * mep-opc.h,
386 * mt-asm.c, * mt-desc.c, * mt-desc.h, * mt-dis.c, * mt-ibld.c,
387 * mt-opc.c, * mt-opc.h, * openrisc-asm.c, * openrisc-desc.c,
388 * openrisc-desc.h, * openrisc-dis.c, * openrisc-ibld.c,
389 * openrisc-opc.c, * openrisc-opc.h, * xc16x-asm.c, * xc16x-desc.c,
390 * xc16x-desc.h, * xc16x-dis.c, * xc16x-ibld.c, * xc16x-opc.c,
391 * xc16x-opc.h, * xstormy16-asm.c, * xstormy16-desc.c,
392 * xstormy16-desc.h, * xstormy16-dis.c, * xstormy16-ibld.c,
393 * xstormy16-opc.c, * xstormy16-opc.h: Regenerate.
394
395 For older changes see ChangeLog-2009
396 \f
397 Local Variables:
398 mode: change-log
399 left-margin: 8
400 fill-column: 74
401 version-control: never
402 End:
This page took 0.038461 seconds and 5 git commands to generate.