opcodes/i386-dis.c

   1 /* Print i386 instructions for GDB, the GNU debugger.
   2    Copyright (C) 1988-2016 Free Software Foundation, Inc.
   3
   4    This file is part of the GNU opcodes library.
   5
   6    This library is free software; you can redistribute it and/or modify
   7    it under the terms of the GNU General Public License as published by
   8    the Free Software Foundation; either version 3, or (at your option)
   9    any later version.
  10
  11    It is distributed in the hope that it will be useful, but WITHOUT
  12    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  13    or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
  14    License for more details.
  15
  16    You should have received a copy of the GNU General Public License
  17    along with this program; if not, write to the Free Software
  18    Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
  19    MA 02110-1301, USA.  */
  20
  21
  22 /* 80386 instruction printer by Pace Willisson (pace@prep.ai.mit.edu)
  23    July 1988
  24     modified by John Hassey (hassey@dg-rtp.dg.com)
  25     x86-64 support added by Jan Hubicka (jh@suse.cz)
  26     VIA PadLock support by Michal Ludvig (mludvig@suse.cz).  */
  27
  28 /* The main tables describing the instructions is essentially a copy
  29    of the "Opcode Map" chapter (Appendix A) of the Intel 80386
  30    Programmers Manual.  Usually, there is a capital letter, followed
  31    by a small letter.  The capital letter tell the addressing mode,
  32    and the small letter tells about the operand size.  Refer to
  33    the Intel manual for details.  */
  34
  35 #include "sysdep.h"
  36 #include "dis-asm.h"
  37 #include "opintl.h"
  38 #include "opcode/i386.h"
  39 #include "libiberty.h"
  40
  41 #include <setjmp.h>
  42
  43 static int print_insn (bfd_vma, disassemble_info *);
  44 static void dofloat (int);
  45 static void OP_ST (int, int);
  46 static void OP_STi (int, int);
  47 static int putop (const char *, int);
  48 static void oappend (const char *);
  49 static void append_seg (void);
  50 static void OP_indirE (int, int);
  51 static void print_operand_value (char *, int, bfd_vma);
  52 static void OP_E_register (int, int);
  53 static void OP_E_memory (int, int);
  54 static void print_displacement (char *, bfd_vma);
  55 static void OP_E (int, int);
  56 static void OP_G (int, int);
  57 static bfd_vma get64 (void);
  58 static bfd_signed_vma get32 (void);
  59 static bfd_signed_vma get32s (void);
  60 static int get16 (void);
  61 static void set_op (bfd_vma, int);
  62 static void OP_Skip_MODRM (int, int);
  63 static void OP_REG (int, int);
  64 static void OP_IMREG (int, int);
  65 static void OP_I (int, int);
  66 static void OP_I64 (int, int);
  67 static void OP_sI (int, int);
  68 static void OP_J (int, int);
  69 static void OP_SEG (int, int);
  70 static void OP_DIR (int, int);
  71 static void OP_OFF (int, int);
  72 static void OP_OFF64 (int, int);
  73 static void ptr_reg (int, int);
  74 static void OP_ESreg (int, int);
  75 static void OP_DSreg (int, int);
  76 static void OP_C (int, int);
  77 static void OP_D (int, int);
  78 static void OP_T (int, int);
  79 static void OP_R (int, int);
  80 static void OP_MMX (int, int);
  81 static void OP_XMM (int, int);
  82 static void OP_EM (int, int);
  83 static void OP_EX (int, int);
  84 static void OP_EMC (int,int);
  85 static void OP_MXC (int,int);
  86 static void OP_MS (int, int);
  87 static void OP_XS (int, int);
  88 static void OP_M (int, int);
  89 static void OP_VEX (int, int);
  90 static void OP_EX_Vex (int, int);
  91 static void OP_EX_VexW (int, int);
  92 static void OP_EX_VexImmW (int, int);
  93 static void OP_XMM_Vex (int, int);
  94 static void OP_XMM_VexW (int, int);
  95 static void OP_Rounding (int, int);
  96 static void OP_REG_VexI4 (int, int);
  97 static void PCLMUL_Fixup (int, int);
  98 static void VEXI4_Fixup (int, int);
  99 static void VZERO_Fixup (int, int);
 100 static void VCMP_Fixup (int, int);
 101 static void VPCMP_Fixup (int, int);
 102 static void OP_0f07 (int, int);
 103 static void OP_Monitor (int, int);
 104 static void OP_Mwait (int, int);
 105 static void OP_Mwaitx (int, int);
 106 static void NOP_Fixup1 (int, int);
 107 static void NOP_Fixup2 (int, int);
 108 static void OP_3DNowSuffix (int, int);
 109 static void CMP_Fixup (int, int);
 110 static void BadOp (void);
 111 static void REP_Fixup (int, int);
 112 static void BND_Fixup (int, int);
 113 static void HLE_Fixup1 (int, int);
 114 static void HLE_Fixup2 (int, int);
 115 static void HLE_Fixup3 (int, int);
 116 static void CMPXCHG8B_Fixup (int, int);
 117 static void XMM_Fixup (int, int);
 118 static void CRC32_Fixup (int, int);
 119 static void FXSAVE_Fixup (int, int);
 120 static void OP_LWPCB_E (int, int);
 121 static void OP_LWP_E (int, int);
 122 static void OP_Vex_2src_1 (int, int);
 123 static void OP_Vex_2src_2 (int, int);
 124
 125 static void MOVBE_Fixup (int, int);
 126
 127 static void OP_Mask (int, int);
 128
 129 struct dis_private {
 130   /* Points to first byte not fetched.  */
 131   bfd_byte *max_fetched;
 132   bfd_byte the_buffer[MAX_MNEM_SIZE];
 133   bfd_vma insn_start;
 134   int orig_sizeflag;
 135   OPCODES_SIGJMP_BUF bailout;
 136 };
 137
 138 enum address_mode
 139 {
 140   mode_16bit,
 141   mode_32bit,
 142   mode_64bit
 143 };
 144
 145 enum address_mode address_mode;
 146
 147 /* Flags for the prefixes for the current instruction.  See below.  */
 148 static int prefixes;
 149
 150 /* REX prefix the current instruction.  See below.  */
 151 static int rex;
 152 /* Bits of REX we've already used.  */
 153 static int rex_used;
 154 /* REX bits in original REX prefix ignored.  */
 155 static int rex_ignored;
 156 /* Mark parts used in the REX prefix.  When we are testing for
 157    empty prefix (for 8bit register REX extension), just mask it
 158    out.  Otherwise test for REX bit is excuse for existence of REX
 159    only in case value is nonzero.  */
 160 #define USED_REX(value)                                 \
 161   {                                                     \
 162     if (value)                                          \
 163       {                                                 \
 164         if ((rex & value))                              \
 165           rex_used |= (value) | REX_OPCODE;             \
 166       }                                                 \
 167     else                                                \
 168       rex_used |= REX_OPCODE;                           \
 169   }
 170
 171 /* Flags for prefixes which we somehow handled when printing the
 172    current instruction.  */
 173 static int used_prefixes;
 174
 175 /* Flags stored in PREFIXES.  */
 176 #define PREFIX_REPZ 1
 177 #define PREFIX_REPNZ 2
 178 #define PREFIX_LOCK 4
 179 #define PREFIX_CS 8
 180 #define PREFIX_SS 0x10
 181 #define PREFIX_DS 0x20
 182 #define PREFIX_ES 0x40
 183 #define PREFIX_FS 0x80
 184 #define PREFIX_GS 0x100
 185 #define PREFIX_DATA 0x200
 186 #define PREFIX_ADDR 0x400
 187 #define PREFIX_FWAIT 0x800
 188
 189 /* Make sure that bytes from INFO->PRIVATE_DATA->BUFFER (inclusive)
 190    to ADDR (exclusive) are valid.  Returns 1 for success, longjmps
 191    on error.  */
 192 #define FETCH_DATA(info, addr) \
 193   ((addr) <= ((struct dis_private *) (info->private_data))->max_fetched \
 194    ? 1 : fetch_data ((info), (addr)))
 195
 196 static int
 197 fetch_data (struct disassemble_info *info, bfd_byte *addr)
 198 {
 199   int status;
 200   struct dis_private *priv = (struct dis_private *) info->private_data;
 201   bfd_vma start = priv->insn_start + (priv->max_fetched - priv->the_buffer);
 202
 203   if (addr <= priv->the_buffer + MAX_MNEM_SIZE)
 204     status = (*info->read_memory_func) (start,
 205                                         priv->max_fetched,
 206                                         addr - priv->max_fetched,
 207                                         info);
 208   else
 209     status = -1;
 210   if (status != 0)
 211     {
 212       /* If we did manage to read at least one byte, then
 213          print_insn_i386 will do something sensible.  Otherwise, print
 214          an error.  We do that here because this is where we know
 215          STATUS.  */
 216       if (priv->max_fetched == priv->the_buffer)
 217         (*info->memory_error_func) (status, start, info);
 218       OPCODES_SIGLONGJMP (priv->bailout, 1);
 219     }
 220   else
 221     priv->max_fetched = addr;
 222   return 1;
 223 }
 224
 225 /* Possible values for prefix requirement.  */
 226 #define PREFIX_IGNORED_SHIFT    16
 227 #define PREFIX_IGNORED_REPZ     (PREFIX_REPZ << PREFIX_IGNORED_SHIFT)
 228 #define PREFIX_IGNORED_REPNZ    (PREFIX_REPNZ << PREFIX_IGNORED_SHIFT)
 229 #define PREFIX_IGNORED_DATA     (PREFIX_DATA << PREFIX_IGNORED_SHIFT)
 230 #define PREFIX_IGNORED_ADDR     (PREFIX_ADDR << PREFIX_IGNORED_SHIFT)
 231 #define PREFIX_IGNORED_LOCK     (PREFIX_LOCK << PREFIX_IGNORED_SHIFT)
 232
 233 /* Opcode prefixes.  */
 234 #define PREFIX_OPCODE           (PREFIX_REPZ \
 235                                  | PREFIX_REPNZ \
 236                                  | PREFIX_DATA)
 237
 238 /* Prefixes ignored.  */
 239 #define PREFIX_IGNORED          (PREFIX_IGNORED_REPZ \
 240                                  | PREFIX_IGNORED_REPNZ \
 241                                  | PREFIX_IGNORED_DATA)
 242
 243 #define XX { NULL, 0 }
 244 #define Bad_Opcode NULL, { { NULL, 0 } }, 0
 245
 246 #define Eb { OP_E, b_mode }
 247 #define Ebnd { OP_E, bnd_mode }
 248 #define EbS { OP_E, b_swap_mode }
 249 #define Ev { OP_E, v_mode }
 250 #define Ev_bnd { OP_E, v_bnd_mode }
 251 #define EvS { OP_E, v_swap_mode }
 252 #define Ed { OP_E, d_mode }
 253 #define Edq { OP_E, dq_mode }
 254 #define Edqw { OP_E, dqw_mode }
 255 #define EdqwS { OP_E, dqw_swap_mode }
 256 #define Edqb { OP_E, dqb_mode }
 257 #define Edb { OP_E, db_mode }
 258 #define Edw { OP_E, dw_mode }
 259 #define Edqd { OP_E, dqd_mode }
 260 #define Eq { OP_E, q_mode }
 261 #define indirEv { OP_indirE, indir_v_mode }
 262 #define indirEp { OP_indirE, f_mode }
 263 #define stackEv { OP_E, stack_v_mode }
 264 #define Em { OP_E, m_mode }
 265 #define Ew { OP_E, w_mode }
 266 #define M { OP_M, 0 }           /* lea, lgdt, etc. */
 267 #define Ma { OP_M, a_mode }
 268 #define Mb { OP_M, b_mode }
 269 #define Md { OP_M, d_mode }
 270 #define Mo { OP_M, o_mode }
 271 #define Mp { OP_M, f_mode }             /* 32 or 48 bit memory operand for LDS, LES etc */
 272 #define Mq { OP_M, q_mode }
 273 #define Mx { OP_M, x_mode }
 274 #define Mxmm { OP_M, xmm_mode }
 275 #define Gb { OP_G, b_mode }
 276 #define Gbnd { OP_G, bnd_mode }
 277 #define Gv { OP_G, v_mode }
 278 #define Gd { OP_G, d_mode }
 279 #define Gdq { OP_G, dq_mode }
 280 #define Gm { OP_G, m_mode }
 281 #define Gw { OP_G, w_mode }
 282 #define Rd { OP_R, d_mode }
 283 #define Rdq { OP_R, dq_mode }
 284 #define Rm { OP_R, m_mode }
 285 #define Ib { OP_I, b_mode }
 286 #define sIb { OP_sI, b_mode }   /* sign extened byte */
 287 #define sIbT { OP_sI, b_T_mode } /* sign extened byte like 'T' */
 288 #define Iv { OP_I, v_mode }
 289 #define sIv { OP_sI, v_mode }
 290 #define Iq { OP_I, q_mode }
 291 #define Iv64 { OP_I64, v_mode }
 292 #define Iw { OP_I, w_mode }
 293 #define I1 { OP_I, const_1_mode }
 294 #define Jb { OP_J, b_mode }
 295 #define Jv { OP_J, v_mode }
 296 #define Cm { OP_C, m_mode }
 297 #define Dm { OP_D, m_mode }
 298 #define Td { OP_T, d_mode }
 299 #define Skip_MODRM { OP_Skip_MODRM, 0 }
 300
 301 #define RMeAX { OP_REG, eAX_reg }
 302 #define RMeBX { OP_REG, eBX_reg }
 303 #define RMeCX { OP_REG, eCX_reg }
 304 #define RMeDX { OP_REG, eDX_reg }
 305 #define RMeSP { OP_REG, eSP_reg }
 306 #define RMeBP { OP_REG, eBP_reg }
 307 #define RMeSI { OP_REG, eSI_reg }
 308 #define RMeDI { OP_REG, eDI_reg }
 309 #define RMrAX { OP_REG, rAX_reg }
 310 #define RMrBX { OP_REG, rBX_reg }
 311 #define RMrCX { OP_REG, rCX_reg }
 312 #define RMrDX { OP_REG, rDX_reg }
 313 #define RMrSP { OP_REG, rSP_reg }
 314 #define RMrBP { OP_REG, rBP_reg }
 315 #define RMrSI { OP_REG, rSI_reg }
 316 #define RMrDI { OP_REG, rDI_reg }
 317 #define RMAL { OP_REG, al_reg }
 318 #define RMCL { OP_REG, cl_reg }
 319 #define RMDL { OP_REG, dl_reg }
 320 #define RMBL { OP_REG, bl_reg }
 321 #define RMAH { OP_REG, ah_reg }
 322 #define RMCH { OP_REG, ch_reg }
 323 #define RMDH { OP_REG, dh_reg }
 324 #define RMBH { OP_REG, bh_reg }
 325 #define RMAX { OP_REG, ax_reg }
 326 #define RMDX { OP_REG, dx_reg }
 327
 328 #define eAX { OP_IMREG, eAX_reg }
 329 #define eBX { OP_IMREG, eBX_reg }
 330 #define eCX { OP_IMREG, eCX_reg }
 331 #define eDX { OP_IMREG, eDX_reg }
 332 #define eSP { OP_IMREG, eSP_reg }
 333 #define eBP { OP_IMREG, eBP_reg }
 334 #define eSI { OP_IMREG, eSI_reg }
 335 #define eDI { OP_IMREG, eDI_reg }
 336 #define AL { OP_IMREG, al_reg }
 337 #define CL { OP_IMREG, cl_reg }
 338 #define DL { OP_IMREG, dl_reg }
 339 #define BL { OP_IMREG, bl_reg }
 340 #define AH { OP_IMREG, ah_reg }
 341 #define CH { OP_IMREG, ch_reg }
 342 #define DH { OP_IMREG, dh_reg }
 343 #define BH { OP_IMREG, bh_reg }
 344 #define AX { OP_IMREG, ax_reg }
 345 #define DX { OP_IMREG, dx_reg }
 346 #define zAX { OP_IMREG, z_mode_ax_reg }
 347 #define indirDX { OP_IMREG, indir_dx_reg }
 348
 349 #define Sw { OP_SEG, w_mode }
 350 #define Sv { OP_SEG, v_mode }
 351 #define Ap { OP_DIR, 0 }
 352 #define Ob { OP_OFF64, b_mode }
 353 #define Ov { OP_OFF64, v_mode }
 354 #define Xb { OP_DSreg, eSI_reg }
 355 #define Xv { OP_DSreg, eSI_reg }
 356 #define Xz { OP_DSreg, eSI_reg }
 357 #define Yb { OP_ESreg, eDI_reg }
 358 #define Yv { OP_ESreg, eDI_reg }
 359 #define DSBX { OP_DSreg, eBX_reg }
 360
 361 #define es { OP_REG, es_reg }
 362 #define ss { OP_REG, ss_reg }
 363 #define cs { OP_REG, cs_reg }
 364 #define ds { OP_REG, ds_reg }
 365 #define fs { OP_REG, fs_reg }
 366 #define gs { OP_REG, gs_reg }
 367
 368 #define MX { OP_MMX, 0 }
 369 #define XM { OP_XMM, 0 }
 370 #define XMScalar { OP_XMM, scalar_mode }
 371 #define XMGatherQ { OP_XMM, vex_vsib_q_w_dq_mode }
 372 #define XMM { OP_XMM, xmm_mode }
 373 #define XMxmmq { OP_XMM, xmmq_mode }
 374 #define EM { OP_EM, v_mode }
 375 #define EMS { OP_EM, v_swap_mode }
 376 #define EMd { OP_EM, d_mode }
 377 #define EMx { OP_EM, x_mode }
 378 #define EXw { OP_EX, w_mode }
 379 #define EXd { OP_EX, d_mode }
 380 #define EXdScalar { OP_EX, d_scalar_mode }
 381 #define EXdS { OP_EX, d_swap_mode }
 382 #define EXdScalarS { OP_EX, d_scalar_swap_mode }
 383 #define EXq { OP_EX, q_mode }
 384 #define EXqScalar { OP_EX, q_scalar_mode }
 385 #define EXqScalarS { OP_EX, q_scalar_swap_mode }
 386 #define EXqS { OP_EX, q_swap_mode }
 387 #define EXx { OP_EX, x_mode }
 388 #define EXxS { OP_EX, x_swap_mode }
 389 #define EXxmm { OP_EX, xmm_mode }
 390 #define EXymm { OP_EX, ymm_mode }
 391 #define EXxmmq { OP_EX, xmmq_mode }
 392 #define EXEvexHalfBcstXmmq { OP_EX, evex_half_bcst_xmmq_mode }
 393 #define EXxmm_mb { OP_EX, xmm_mb_mode }
 394 #define EXxmm_mw { OP_EX, xmm_mw_mode }
 395 #define EXxmm_md { OP_EX, xmm_md_mode }
 396 #define EXxmm_mq { OP_EX, xmm_mq_mode }
 397 #define EXxmm_mdq { OP_EX, xmm_mdq_mode }
 398 #define EXxmmdw { OP_EX, xmmdw_mode }
 399 #define EXxmmqd { OP_EX, xmmqd_mode }
 400 #define EXymmq { OP_EX, ymmq_mode }
 401 #define EXVexWdq { OP_EX, vex_w_dq_mode }
 402 #define EXVexWdqScalar { OP_EX, vex_scalar_w_dq_mode }
 403 #define EXEvexXGscat { OP_EX, evex_x_gscat_mode }
 404 #define EXEvexXNoBcst { OP_EX, evex_x_nobcst_mode }
 405 #define MS { OP_MS, v_mode }
 406 #define XS { OP_XS, v_mode }
 407 #define EMCq { OP_EMC, q_mode }
 408 #define MXC { OP_MXC, 0 }
 409 #define OPSUF { OP_3DNowSuffix, 0 }
 410 #define CMP { CMP_Fixup, 0 }
 411 #define XMM0 { XMM_Fixup, 0 }
 412 #define FXSAVE { FXSAVE_Fixup, 0 }
 413 #define Vex_2src_1 { OP_Vex_2src_1, 0 }
 414 #define Vex_2src_2 { OP_Vex_2src_2, 0 }
 415
 416 #define Vex { OP_VEX, vex_mode }
 417 #define VexScalar { OP_VEX, vex_scalar_mode }
 418 #define VexGatherQ { OP_VEX, vex_vsib_q_w_dq_mode }
 419 #define Vex128 { OP_VEX, vex128_mode }
 420 #define Vex256 { OP_VEX, vex256_mode }
 421 #define VexGdq { OP_VEX, dq_mode }
 422 #define VexI4 { VEXI4_Fixup, 0}
 423 #define EXdVex { OP_EX_Vex, d_mode }
 424 #define EXdVexS { OP_EX_Vex, d_swap_mode }
 425 #define EXdVexScalarS { OP_EX_Vex, d_scalar_swap_mode }
 426 #define EXqVex { OP_EX_Vex, q_mode }
 427 #define EXqVexS { OP_EX_Vex, q_swap_mode }
 428 #define EXqVexScalarS { OP_EX_Vex, q_scalar_swap_mode }
 429 #define EXVexW { OP_EX_VexW, x_mode }
 430 #define EXdVexW { OP_EX_VexW, d_mode }
 431 #define EXqVexW { OP_EX_VexW, q_mode }
 432 #define EXVexImmW { OP_EX_VexImmW, x_mode }
 433 #define XMVex { OP_XMM_Vex, 0 }
 434 #define XMVexScalar { OP_XMM_Vex, scalar_mode }
 435 #define XMVexW { OP_XMM_VexW, 0 }
 436 #define XMVexI4 { OP_REG_VexI4, x_mode }
 437 #define PCLMUL { PCLMUL_Fixup, 0 }
 438 #define VZERO { VZERO_Fixup, 0 }
 439 #define VCMP { VCMP_Fixup, 0 }
 440 #define VPCMP { VPCMP_Fixup, 0 }
 441
 442 #define EXxEVexR { OP_Rounding, evex_rounding_mode }
 443 #define EXxEVexS { OP_Rounding, evex_sae_mode }
 444
 445 #define XMask { OP_Mask, mask_mode }
 446 #define MaskG { OP_G, mask_mode }
 447 #define MaskE { OP_E, mask_mode }
 448 #define MaskBDE { OP_E, mask_bd_mode }
 449 #define MaskR { OP_R, mask_mode }
 450 #define MaskVex { OP_VEX, mask_mode }
 451
 452 #define MVexVSIBDWpX { OP_M, vex_vsib_d_w_dq_mode }
 453 #define MVexVSIBDQWpX { OP_M, vex_vsib_d_w_d_mode }
 454 #define MVexVSIBQWpX { OP_M, vex_vsib_q_w_dq_mode }
 455 #define MVexVSIBQDWpX { OP_M, vex_vsib_q_w_d_mode }
 456
 457 /* Used handle "rep" prefix for string instructions.  */
 458 #define Xbr { REP_Fixup, eSI_reg }
 459 #define Xvr { REP_Fixup, eSI_reg }
 460 #define Ybr { REP_Fixup, eDI_reg }
 461 #define Yvr { REP_Fixup, eDI_reg }
 462 #define Yzr { REP_Fixup, eDI_reg }
 463 #define indirDXr { REP_Fixup, indir_dx_reg }
 464 #define ALr { REP_Fixup, al_reg }
 465 #define eAXr { REP_Fixup, eAX_reg }
 466
 467 /* Used handle HLE prefix for lockable instructions.  */
 468 #define Ebh1 { HLE_Fixup1, b_mode }
 469 #define Evh1 { HLE_Fixup1, v_mode }
 470 #define Ebh2 { HLE_Fixup2, b_mode }
 471 #define Evh2 { HLE_Fixup2, v_mode }
 472 #define Ebh3 { HLE_Fixup3, b_mode }
 473 #define Evh3 { HLE_Fixup3, v_mode }
 474
 475 #define BND { BND_Fixup, 0 }
 476
 477 #define cond_jump_flag { NULL, cond_jump_mode }
 478 #define loop_jcxz_flag { NULL, loop_jcxz_mode }
 479
 480 /* bits in sizeflag */
 481 #define SUFFIX_ALWAYS 4
 482 #define AFLAG 2
 483 #define DFLAG 1
 484
 485 enum
 486 {
 487   /* byte operand */
 488   b_mode = 1,
 489   /* byte operand with operand swapped */
 490   b_swap_mode,
 491   /* byte operand, sign extend like 'T' suffix */
 492   b_T_mode,
 493   /* operand size depends on prefixes */
 494   v_mode,
 495   /* operand size depends on prefixes with operand swapped */
 496   v_swap_mode,
 497   /* word operand */
 498   w_mode,
 499   /* double word operand  */
 500   d_mode,
 501   /* double word operand with operand swapped */
 502   d_swap_mode,
 503   /* quad word operand */
 504   q_mode,
 505   /* quad word operand with operand swapped */
 506   q_swap_mode,
 507   /* ten-byte operand */
 508   t_mode,
 509   /* 16-byte XMM, 32-byte YMM or 64-byte ZMM operand.  In EVEX with
 510      broadcast enabled.  */
 511   x_mode,
 512   /* Similar to x_mode, but with different EVEX mem shifts.  */
 513   evex_x_gscat_mode,
 514   /* Similar to x_mode, but with disabled broadcast.  */
 515   evex_x_nobcst_mode,
 516   /* Similar to x_mode, but with operands swapped and disabled broadcast
 517      in EVEX.  */
 518   x_swap_mode,
 519   /* 16-byte XMM operand */
 520   xmm_mode,
 521   /* XMM, XMM or YMM register operand, or quad word, xmmword or ymmword
 522      memory operand (depending on vector length).  Broadcast isn't
 523      allowed.  */
 524   xmmq_mode,
 525   /* Same as xmmq_mode, but broadcast is allowed.  */
 526   evex_half_bcst_xmmq_mode,
 527   /* XMM register or byte memory operand */
 528   xmm_mb_mode,
 529   /* XMM register or word memory operand */
 530   xmm_mw_mode,
 531   /* XMM register or double word memory operand */
 532   xmm_md_mode,
 533   /* XMM register or quad word memory operand */
 534   xmm_mq_mode,
 535   /* XMM register or double/quad word memory operand, depending on
 536      VEX.W.  */
 537   xmm_mdq_mode,
 538   /* 16-byte XMM, word, double word or quad word operand.  */
 539   xmmdw_mode,
 540   /* 16-byte XMM, double word, quad word operand or xmm word operand.  */
 541   xmmqd_mode,
 542   /* 32-byte YMM operand */
 543   ymm_mode,
 544   /* quad word, ymmword or zmmword memory operand.  */
 545   ymmq_mode,
 546   /* 32-byte YMM or 16-byte word operand */
 547   ymmxmm_mode,
 548   /* d_mode in 32bit, q_mode in 64bit mode.  */
 549   m_mode,
 550   /* pair of v_mode operands */
 551   a_mode,
 552   cond_jump_mode,
 553   loop_jcxz_mode,
 554   v_bnd_mode,
 555   /* operand size depends on REX prefixes.  */
 556   dq_mode,
 557   /* registers like dq_mode, memory like w_mode.  */
 558   dqw_mode,
 559   dqw_swap_mode,
 560   bnd_mode,
 561   /* 4- or 6-byte pointer operand */
 562   f_mode,
 563   const_1_mode,
 564   /* v_mode for indirect branch opcodes.  */
 565   indir_v_mode,
 566   /* v_mode for stack-related opcodes.  */
 567   stack_v_mode,
 568   /* non-quad operand size depends on prefixes */
 569   z_mode,
 570   /* 16-byte operand */
 571   o_mode,
 572   /* registers like dq_mode, memory like b_mode.  */
 573   dqb_mode,
 574   /* registers like d_mode, memory like b_mode.  */
 575   db_mode,
 576   /* registers like d_mode, memory like w_mode.  */
 577   dw_mode,
 578   /* registers like dq_mode, memory like d_mode.  */
 579   dqd_mode,
 580   /* normal vex mode */
 581   vex_mode,
 582   /* 128bit vex mode */
 583   vex128_mode,
 584   /* 256bit vex mode */
 585   vex256_mode,
 586   /* operand size depends on the VEX.W bit.  */
 587   vex_w_dq_mode,
 588
 589   /* Similar to vex_w_dq_mode, with VSIB dword indices.  */
 590   vex_vsib_d_w_dq_mode,
 591   /* Similar to vex_vsib_d_w_dq_mode, with smaller memory.  */
 592   vex_vsib_d_w_d_mode,
 593   /* Similar to vex_w_dq_mode, with VSIB qword indices.  */
 594   vex_vsib_q_w_dq_mode,
 595   /* Similar to vex_vsib_q_w_dq_mode, with smaller memory.  */
 596   vex_vsib_q_w_d_mode,
 597
 598   /* scalar, ignore vector length.  */
 599   scalar_mode,
 600   /* like d_mode, ignore vector length.  */
 601   d_scalar_mode,
 602   /* like d_swap_mode, ignore vector length.  */
 603   d_scalar_swap_mode,
 604   /* like q_mode, ignore vector length.  */
 605   q_scalar_mode,
 606   /* like q_swap_mode, ignore vector length.  */
 607   q_scalar_swap_mode,
 608   /* like vex_mode, ignore vector length.  */
 609   vex_scalar_mode,
 610   /* like vex_w_dq_mode, ignore vector length.  */
 611   vex_scalar_w_dq_mode,
 612
 613   /* Static rounding.  */
 614   evex_rounding_mode,
 615   /* Supress all exceptions.  */
 616   evex_sae_mode,
 617
 618   /* Mask register operand.  */
 619   mask_mode,
 620   /* Mask register operand.  */
 621   mask_bd_mode,
 622
 623   es_reg,
 624   cs_reg,
 625   ss_reg,
 626   ds_reg,
 627   fs_reg,
 628   gs_reg,
 629
 630   eAX_reg,
 631   eCX_reg,
 632   eDX_reg,
 633   eBX_reg,
 634   eSP_reg,
 635   eBP_reg,
 636   eSI_reg,
 637   eDI_reg,
 638
 639   al_reg,
 640   cl_reg,
 641   dl_reg,
 642   bl_reg,
 643   ah_reg,
 644   ch_reg,
 645   dh_reg,
 646   bh_reg,
 647
 648   ax_reg,
 649   cx_reg,
 650   dx_reg,
 651   bx_reg,
 652   sp_reg,
 653   bp_reg,
 654   si_reg,
 655   di_reg,
 656
 657   rAX_reg,
 658   rCX_reg,
 659   rDX_reg,
 660   rBX_reg,
 661   rSP_reg,
 662   rBP_reg,
 663   rSI_reg,
 664   rDI_reg,
 665
 666   z_mode_ax_reg,
 667   indir_dx_reg
 668 };
 669
 670 enum
 671 {
 672   FLOATCODE = 1,
 673   USE_REG_TABLE,
 674   USE_MOD_TABLE,
 675   USE_RM_TABLE,
 676   USE_PREFIX_TABLE,
 677   USE_X86_64_TABLE,
 678   USE_3BYTE_TABLE,
 679   USE_XOP_8F_TABLE,
 680   USE_VEX_C4_TABLE,
 681   USE_VEX_C5_TABLE,
 682   USE_VEX_LEN_TABLE,
 683   USE_VEX_W_TABLE,
 684   USE_EVEX_TABLE
 685 };
 686
 687 #define FLOAT                   NULL, { { NULL, FLOATCODE } }, 0
 688
 689 #define DIS386(T, I)            NULL, { { NULL, (T)}, { NULL,  (I) } }, 0
 690 #define DIS386_PREFIX(T, I, P)          NULL, { { NULL, (T)}, { NULL,  (I) } }, P
 691 #define REG_TABLE(I)            DIS386 (USE_REG_TABLE, (I))
 692 #define MOD_TABLE(I)            DIS386 (USE_MOD_TABLE, (I))
 693 #define RM_TABLE(I)             DIS386 (USE_RM_TABLE, (I))
 694 #define PREFIX_TABLE(I)         DIS386 (USE_PREFIX_TABLE, (I))
 695 #define X86_64_TABLE(I)         DIS386 (USE_X86_64_TABLE, (I))
 696 #define THREE_BYTE_TABLE(I)     DIS386 (USE_3BYTE_TABLE, (I))
 697 #define THREE_BYTE_TABLE_PREFIX(I, P)   DIS386_PREFIX (USE_3BYTE_TABLE, (I), P)
 698 #define XOP_8F_TABLE(I)         DIS386 (USE_XOP_8F_TABLE, (I))
 699 #define VEX_C4_TABLE(I)         DIS386 (USE_VEX_C4_TABLE, (I))
 700 #define VEX_C5_TABLE(I)         DIS386 (USE_VEX_C5_TABLE, (I))
 701 #define VEX_LEN_TABLE(I)        DIS386 (USE_VEX_LEN_TABLE, (I))
 702 #define VEX_W_TABLE(I)          DIS386 (USE_VEX_W_TABLE, (I))
 703 #define EVEX_TABLE(I)           DIS386 (USE_EVEX_TABLE, (I))
 704
 705 enum
 706 {
 707   REG_80 = 0,
 708   REG_81,
 709   REG_82,
 710   REG_8F,
 711   REG_C0,
 712   REG_C1,
 713   REG_C6,
 714   REG_C7,
 715   REG_D0,
 716   REG_D1,
 717   REG_D2,
 718   REG_D3,
 719   REG_F6,
 720   REG_F7,
 721   REG_FE,
 722   REG_FF,
 723   REG_0F00,
 724   REG_0F01,
 725   REG_0F0D,
 726   REG_0F18,
 727   REG_0F71,
 728   REG_0F72,
 729   REG_0F73,
 730   REG_0FA6,
 731   REG_0FA7,
 732   REG_0FAE,
 733   REG_0FBA,
 734   REG_0FC7,
 735   REG_VEX_0F71,
 736   REG_VEX_0F72,
 737   REG_VEX_0F73,
 738   REG_VEX_0FAE,
 739   REG_VEX_0F38F3,
 740   REG_XOP_LWPCB,
 741   REG_XOP_LWP,
 742   REG_XOP_TBM_01,
 743   REG_XOP_TBM_02,
 744
 745   REG_EVEX_0F71,
 746   REG_EVEX_0F72,
 747   REG_EVEX_0F73,
 748   REG_EVEX_0F38C6,
 749   REG_EVEX_0F38C7
 750 };
 751
 752 enum
 753 {
 754   MOD_8D = 0,
 755   MOD_C6_REG_7,
 756   MOD_C7_REG_7,
 757   MOD_FF_REG_3,
 758   MOD_FF_REG_5,
 759   MOD_0F01_REG_0,
 760   MOD_0F01_REG_1,
 761   MOD_0F01_REG_2,
 762   MOD_0F01_REG_3,
 763   MOD_0F01_REG_5,
 764   MOD_0F01_REG_7,
 765   MOD_0F12_PREFIX_0,
 766   MOD_0F13,
 767   MOD_0F16_PREFIX_0,
 768   MOD_0F17,
 769   MOD_0F18_REG_0,
 770   MOD_0F18_REG_1,
 771   MOD_0F18_REG_2,
 772   MOD_0F18_REG_3,
 773   MOD_0F18_REG_4,
 774   MOD_0F18_REG_5,
 775   MOD_0F18_REG_6,
 776   MOD_0F18_REG_7,
 777   MOD_0F1A_PREFIX_0,
 778   MOD_0F1B_PREFIX_0,
 779   MOD_0F1B_PREFIX_1,
 780   MOD_0F24,
 781   MOD_0F26,
 782   MOD_0F2B_PREFIX_0,
 783   MOD_0F2B_PREFIX_1,
 784   MOD_0F2B_PREFIX_2,
 785   MOD_0F2B_PREFIX_3,
 786   MOD_0F51,
 787   MOD_0F71_REG_2,
 788   MOD_0F71_REG_4,
 789   MOD_0F71_REG_6,
 790   MOD_0F72_REG_2,
 791   MOD_0F72_REG_4,
 792   MOD_0F72_REG_6,
 793   MOD_0F73_REG_2,
 794   MOD_0F73_REG_3,
 795   MOD_0F73_REG_6,
 796   MOD_0F73_REG_7,
 797   MOD_0FAE_REG_0,
 798   MOD_0FAE_REG_1,
 799   MOD_0FAE_REG_2,
 800   MOD_0FAE_REG_3,
 801   MOD_0FAE_REG_4,
 802   MOD_0FAE_REG_5,
 803   MOD_0FAE_REG_6,
 804   MOD_0FAE_REG_7,
 805   MOD_0FB2,
 806   MOD_0FB4,
 807   MOD_0FB5,
 808   MOD_0FC3,
 809   MOD_0FC7_REG_3,
 810   MOD_0FC7_REG_4,
 811   MOD_0FC7_REG_5,
 812   MOD_0FC7_REG_6,
 813   MOD_0FC7_REG_7,
 814   MOD_0FD7,
 815   MOD_0FE7_PREFIX_2,
 816   MOD_0FF0_PREFIX_3,
 817   MOD_0F382A_PREFIX_2,
 818   MOD_62_32BIT,
 819   MOD_C4_32BIT,
 820   MOD_C5_32BIT,
 821   MOD_VEX_0F12_PREFIX_0,
 822   MOD_VEX_0F13,
 823   MOD_VEX_0F16_PREFIX_0,
 824   MOD_VEX_0F17,
 825   MOD_VEX_0F2B,
 826   MOD_VEX_W_0_0F41_P_0_LEN_1,
 827   MOD_VEX_W_1_0F41_P_0_LEN_1,
 828   MOD_VEX_W_0_0F41_P_2_LEN_1,
 829   MOD_VEX_W_1_0F41_P_2_LEN_1,
 830   MOD_VEX_W_0_0F42_P_0_LEN_1,
 831   MOD_VEX_W_1_0F42_P_0_LEN_1,
 832   MOD_VEX_W_0_0F42_P_2_LEN_1,
 833   MOD_VEX_W_1_0F42_P_2_LEN_1,
 834   MOD_VEX_W_0_0F44_P_0_LEN_1,
 835   MOD_VEX_W_1_0F44_P_0_LEN_1,
 836   MOD_VEX_W_0_0F44_P_2_LEN_1,
 837   MOD_VEX_W_1_0F44_P_2_LEN_1,
 838   MOD_VEX_W_0_0F45_P_0_LEN_1,
 839   MOD_VEX_W_1_0F45_P_0_LEN_1,
 840   MOD_VEX_W_0_0F45_P_2_LEN_1,
 841   MOD_VEX_W_1_0F45_P_2_LEN_1,
 842   MOD_VEX_W_0_0F46_P_0_LEN_1,
 843   MOD_VEX_W_1_0F46_P_0_LEN_1,
 844   MOD_VEX_W_0_0F46_P_2_LEN_1,
 845   MOD_VEX_W_1_0F46_P_2_LEN_1,
 846   MOD_VEX_W_0_0F47_P_0_LEN_1,
 847   MOD_VEX_W_1_0F47_P_0_LEN_1,
 848   MOD_VEX_W_0_0F47_P_2_LEN_1,
 849   MOD_VEX_W_1_0F47_P_2_LEN_1,
 850   MOD_VEX_W_0_0F4A_P_0_LEN_1,
 851   MOD_VEX_W_1_0F4A_P_0_LEN_1,
 852   MOD_VEX_W_0_0F4A_P_2_LEN_1,
 853   MOD_VEX_W_1_0F4A_P_2_LEN_1,
 854   MOD_VEX_W_0_0F4B_P_0_LEN_1,
 855   MOD_VEX_W_1_0F4B_P_0_LEN_1,
 856   MOD_VEX_W_0_0F4B_P_2_LEN_1,
 857   MOD_VEX_0F50,
 858   MOD_VEX_0F71_REG_2,
 859   MOD_VEX_0F71_REG_4,
 860   MOD_VEX_0F71_REG_6,
 861   MOD_VEX_0F72_REG_2,
 862   MOD_VEX_0F72_REG_4,
 863   MOD_VEX_0F72_REG_6,
 864   MOD_VEX_0F73_REG_2,
 865   MOD_VEX_0F73_REG_3,
 866   MOD_VEX_0F73_REG_6,
 867   MOD_VEX_0F73_REG_7,
 868   MOD_VEX_W_0_0F91_P_0_LEN_0,
 869   MOD_VEX_W_1_0F91_P_0_LEN_0,
 870   MOD_VEX_W_0_0F91_P_2_LEN_0,
 871   MOD_VEX_W_1_0F91_P_2_LEN_0,
 872   MOD_VEX_W_0_0F92_P_0_LEN_0,
 873   MOD_VEX_W_0_0F92_P_2_LEN_0,
 874   MOD_VEX_W_0_0F92_P_3_LEN_0,
 875   MOD_VEX_W_1_0F92_P_3_LEN_0,
 876   MOD_VEX_W_0_0F93_P_0_LEN_0,
 877   MOD_VEX_W_0_0F93_P_2_LEN_0,
 878   MOD_VEX_W_0_0F93_P_3_LEN_0,
 879   MOD_VEX_W_1_0F93_P_3_LEN_0,
 880   MOD_VEX_W_0_0F98_P_0_LEN_0,
 881   MOD_VEX_W_1_0F98_P_0_LEN_0,
 882   MOD_VEX_W_0_0F98_P_2_LEN_0,
 883   MOD_VEX_W_1_0F98_P_2_LEN_0,
 884   MOD_VEX_W_0_0F99_P_0_LEN_0,
 885   MOD_VEX_W_1_0F99_P_0_LEN_0,
 886   MOD_VEX_W_0_0F99_P_2_LEN_0,
 887   MOD_VEX_W_1_0F99_P_2_LEN_0,
 888   MOD_VEX_0FAE_REG_2,
 889   MOD_VEX_0FAE_REG_3,
 890   MOD_VEX_0FD7_PREFIX_2,
 891   MOD_VEX_0FE7_PREFIX_2,
 892   MOD_VEX_0FF0_PREFIX_3,
 893   MOD_VEX_0F381A_PREFIX_2,
 894   MOD_VEX_0F382A_PREFIX_2,
 895   MOD_VEX_0F382C_PREFIX_2,
 896   MOD_VEX_0F382D_PREFIX_2,
 897   MOD_VEX_0F382E_PREFIX_2,
 898   MOD_VEX_0F382F_PREFIX_2,
 899   MOD_VEX_0F385A_PREFIX_2,
 900   MOD_VEX_0F388C_PREFIX_2,
 901   MOD_VEX_0F388E_PREFIX_2,
 902   MOD_VEX_W_0_0F3A30_P_2_LEN_0,
 903   MOD_VEX_W_1_0F3A30_P_2_LEN_0,
 904   MOD_VEX_W_0_0F3A31_P_2_LEN_0,
 905   MOD_VEX_W_1_0F3A31_P_2_LEN_0,
 906   MOD_VEX_W_0_0F3A32_P_2_LEN_0,
 907   MOD_VEX_W_1_0F3A32_P_2_LEN_0,
 908   MOD_VEX_W_0_0F3A33_P_2_LEN_0,
 909   MOD_VEX_W_1_0F3A33_P_2_LEN_0,
 910
 911   MOD_EVEX_0F10_PREFIX_1,
 912   MOD_EVEX_0F10_PREFIX_3,
 913   MOD_EVEX_0F11_PREFIX_1,
 914   MOD_EVEX_0F11_PREFIX_3,
 915   MOD_EVEX_0F12_PREFIX_0,
 916   MOD_EVEX_0F16_PREFIX_0,
 917   MOD_EVEX_0F38C6_REG_1,
 918   MOD_EVEX_0F38C6_REG_2,
 919   MOD_EVEX_0F38C6_REG_5,
 920   MOD_EVEX_0F38C6_REG_6,
 921   MOD_EVEX_0F38C7_REG_1,
 922   MOD_EVEX_0F38C7_REG_2,
 923   MOD_EVEX_0F38C7_REG_5,
 924   MOD_EVEX_0F38C7_REG_6
 925 };
 926
 927 enum
 928 {
 929   RM_C6_REG_7 = 0,
 930   RM_C7_REG_7,
 931   RM_0F01_REG_0,
 932   RM_0F01_REG_1,
 933   RM_0F01_REG_2,
 934   RM_0F01_REG_3,
 935   RM_0F01_REG_5,
 936   RM_0F01_REG_7,
 937   RM_0FAE_REG_5,
 938   RM_0FAE_REG_6,
 939   RM_0FAE_REG_7
 940 };
 941
 942 enum
 943 {
 944   PREFIX_90 = 0,
 945   PREFIX_0F10,
 946   PREFIX_0F11,
 947   PREFIX_0F12,
 948   PREFIX_0F16,
 949   PREFIX_0F1A,
 950   PREFIX_0F1B,
 951   PREFIX_0F2A,
 952   PREFIX_0F2B,
 953   PREFIX_0F2C,
 954   PREFIX_0F2D,
 955   PREFIX_0F2E,
 956   PREFIX_0F2F,
 957   PREFIX_0F51,
 958   PREFIX_0F52,
 959   PREFIX_0F53,
 960   PREFIX_0F58,
 961   PREFIX_0F59,
 962   PREFIX_0F5A,
 963   PREFIX_0F5B,
 964   PREFIX_0F5C,
 965   PREFIX_0F5D,
 966   PREFIX_0F5E,
 967   PREFIX_0F5F,
 968   PREFIX_0F60,
 969   PREFIX_0F61,
 970   PREFIX_0F62,
 971   PREFIX_0F6C,
 972   PREFIX_0F6D,
 973   PREFIX_0F6F,
 974   PREFIX_0F70,
 975   PREFIX_0F73_REG_3,
 976   PREFIX_0F73_REG_7,
 977   PREFIX_0F78,
 978   PREFIX_0F79,
 979   PREFIX_0F7C,
 980   PREFIX_0F7D,
 981   PREFIX_0F7E,
 982   PREFIX_0F7F,
 983   PREFIX_0FAE_REG_0,
 984   PREFIX_0FAE_REG_1,
 985   PREFIX_0FAE_REG_2,
 986   PREFIX_0FAE_REG_3,
 987   PREFIX_MOD_0_0FAE_REG_4,
 988   PREFIX_MOD_3_0FAE_REG_4,
 989   PREFIX_0FAE_REG_6,
 990   PREFIX_0FAE_REG_7,
 991   PREFIX_RM_0_0FAE_REG_7,
 992   PREFIX_0FB8,
 993   PREFIX_0FBC,
 994   PREFIX_0FBD,
 995   PREFIX_0FC2,
 996   PREFIX_MOD_0_0FC3,
 997   PREFIX_MOD_0_0FC7_REG_6,
 998   PREFIX_MOD_3_0FC7_REG_6,
 999   PREFIX_MOD_3_0FC7_REG_7,
1000   PREFIX_0FD0,
1001   PREFIX_0FD6,
1002   PREFIX_0FE6,
1003   PREFIX_0FE7,
1004   PREFIX_0FF0,
1005   PREFIX_0FF7,
1006   PREFIX_0F3810,
1007   PREFIX_0F3814,
1008   PREFIX_0F3815,
1009   PREFIX_0F3817,
1010   PREFIX_0F3820,
1011   PREFIX_0F3821,
1012   PREFIX_0F3822,
1013   PREFIX_0F3823,
1014   PREFIX_0F3824,
1015   PREFIX_0F3825,
1016   PREFIX_0F3828,
1017   PREFIX_0F3829,
1018   PREFIX_0F382A,
1019   PREFIX_0F382B,
1020   PREFIX_0F3830,
1021   PREFIX_0F3831,
1022   PREFIX_0F3832,
1023   PREFIX_0F3833,
1024   PREFIX_0F3834,
1025   PREFIX_0F3835,
1026   PREFIX_0F3837,
1027   PREFIX_0F3838,
1028   PREFIX_0F3839,
1029   PREFIX_0F383A,
1030   PREFIX_0F383B,
1031   PREFIX_0F383C,
1032   PREFIX_0F383D,
1033   PREFIX_0F383E,
1034   PREFIX_0F383F,
1035   PREFIX_0F3840,
1036   PREFIX_0F3841,
1037   PREFIX_0F3880,
1038   PREFIX_0F3881,
1039   PREFIX_0F3882,
1040   PREFIX_0F38C8,
1041   PREFIX_0F38C9,
1042   PREFIX_0F38CA,
1043   PREFIX_0F38CB,
1044   PREFIX_0F38CC,
1045   PREFIX_0F38CD,
1046   PREFIX_0F38DB,
1047   PREFIX_0F38DC,
1048   PREFIX_0F38DD,
1049   PREFIX_0F38DE,
1050   PREFIX_0F38DF,
1051   PREFIX_0F38F0,
1052   PREFIX_0F38F1,
1053   PREFIX_0F38F6,
1054   PREFIX_0F3A08,
1055   PREFIX_0F3A09,
1056   PREFIX_0F3A0A,
1057   PREFIX_0F3A0B,
1058   PREFIX_0F3A0C,
1059   PREFIX_0F3A0D,
1060   PREFIX_0F3A0E,
1061   PREFIX_0F3A14,
1062   PREFIX_0F3A15,
1063   PREFIX_0F3A16,
1064   PREFIX_0F3A17,
1065   PREFIX_0F3A20,
1066   PREFIX_0F3A21,
1067   PREFIX_0F3A22,
1068   PREFIX_0F3A40,
1069   PREFIX_0F3A41,
1070   PREFIX_0F3A42,
1071   PREFIX_0F3A44,
1072   PREFIX_0F3A60,
1073   PREFIX_0F3A61,
1074   PREFIX_0F3A62,
1075   PREFIX_0F3A63,
1076   PREFIX_0F3ACC,
1077   PREFIX_0F3ADF,
1078   PREFIX_VEX_0F10,
1079   PREFIX_VEX_0F11,
1080   PREFIX_VEX_0F12,
1081   PREFIX_VEX_0F16,
1082   PREFIX_VEX_0F2A,
1083   PREFIX_VEX_0F2C,
1084   PREFIX_VEX_0F2D,
1085   PREFIX_VEX_0F2E,
1086   PREFIX_VEX_0F2F,
1087   PREFIX_VEX_0F41,
1088   PREFIX_VEX_0F42,
1089   PREFIX_VEX_0F44,
1090   PREFIX_VEX_0F45,
1091   PREFIX_VEX_0F46,
1092   PREFIX_VEX_0F47,
1093   PREFIX_VEX_0F4A,
1094   PREFIX_VEX_0F4B,
1095   PREFIX_VEX_0F51,
1096   PREFIX_VEX_0F52,
1097   PREFIX_VEX_0F53,
1098   PREFIX_VEX_0F58,
1099   PREFIX_VEX_0F59,
1100   PREFIX_VEX_0F5A,
1101   PREFIX_VEX_0F5B,
1102   PREFIX_VEX_0F5C,
1103   PREFIX_VEX_0F5D,
1104   PREFIX_VEX_0F5E,
1105   PREFIX_VEX_0F5F,
1106   PREFIX_VEX_0F60,
1107   PREFIX_VEX_0F61,
1108   PREFIX_VEX_0F62,
1109   PREFIX_VEX_0F63,
1110   PREFIX_VEX_0F64,
1111   PREFIX_VEX_0F65,
1112   PREFIX_VEX_0F66,
1113   PREFIX_VEX_0F67,
1114   PREFIX_VEX_0F68,
1115   PREFIX_VEX_0F69,
1116   PREFIX_VEX_0F6A,
1117   PREFIX_VEX_0F6B,
1118   PREFIX_VEX_0F6C,
1119   PREFIX_VEX_0F6D,
1120   PREFIX_VEX_0F6E,
1121   PREFIX_VEX_0F6F,
1122   PREFIX_VEX_0F70,
1123   PREFIX_VEX_0F71_REG_2,
1124   PREFIX_VEX_0F71_REG_4,
1125   PREFIX_VEX_0F71_REG_6,
1126   PREFIX_VEX_0F72_REG_2,
1127   PREFIX_VEX_0F72_REG_4,
1128   PREFIX_VEX_0F72_REG_6,
1129   PREFIX_VEX_0F73_REG_2,
1130   PREFIX_VEX_0F73_REG_3,
1131   PREFIX_VEX_0F73_REG_6,
1132   PREFIX_VEX_0F73_REG_7,
1133   PREFIX_VEX_0F74,
1134   PREFIX_VEX_0F75,
1135   PREFIX_VEX_0F76,
1136   PREFIX_VEX_0F77,
1137   PREFIX_VEX_0F7C,
1138   PREFIX_VEX_0F7D,
1139   PREFIX_VEX_0F7E,
1140   PREFIX_VEX_0F7F,
1141   PREFIX_VEX_0F90,
1142   PREFIX_VEX_0F91,
1143   PREFIX_VEX_0F92,
1144   PREFIX_VEX_0F93,
1145   PREFIX_VEX_0F98,
1146   PREFIX_VEX_0F99,
1147   PREFIX_VEX_0FC2,
1148   PREFIX_VEX_0FC4,
1149   PREFIX_VEX_0FC5,
1150   PREFIX_VEX_0FD0,
1151   PREFIX_VEX_0FD1,
1152   PREFIX_VEX_0FD2,
1153   PREFIX_VEX_0FD3,
1154   PREFIX_VEX_0FD4,
1155   PREFIX_VEX_0FD5,
1156   PREFIX_VEX_0FD6,
1157   PREFIX_VEX_0FD7,
1158   PREFIX_VEX_0FD8,
1159   PREFIX_VEX_0FD9,
1160   PREFIX_VEX_0FDA,
1161   PREFIX_VEX_0FDB,
1162   PREFIX_VEX_0FDC,
1163   PREFIX_VEX_0FDD,
1164   PREFIX_VEX_0FDE,
1165   PREFIX_VEX_0FDF,
1166   PREFIX_VEX_0FE0,
1167   PREFIX_VEX_0FE1,
1168   PREFIX_VEX_0FE2,
1169   PREFIX_VEX_0FE3,
1170   PREFIX_VEX_0FE4,
1171   PREFIX_VEX_0FE5,
1172   PREFIX_VEX_0FE6,
1173   PREFIX_VEX_0FE7,
1174   PREFIX_VEX_0FE8,
1175   PREFIX_VEX_0FE9,
1176   PREFIX_VEX_0FEA,
1177   PREFIX_VEX_0FEB,
1178   PREFIX_VEX_0FEC,
1179   PREFIX_VEX_0FED,
1180   PREFIX_VEX_0FEE,
1181   PREFIX_VEX_0FEF,
1182   PREFIX_VEX_0FF0,
1183   PREFIX_VEX_0FF1,
1184   PREFIX_VEX_0FF2,
1185   PREFIX_VEX_0FF3,
1186   PREFIX_VEX_0FF4,
1187   PREFIX_VEX_0FF5,
1188   PREFIX_VEX_0FF6,
1189   PREFIX_VEX_0FF7,
1190   PREFIX_VEX_0FF8,
1191   PREFIX_VEX_0FF9,
1192   PREFIX_VEX_0FFA,
1193   PREFIX_VEX_0FFB,
1194   PREFIX_VEX_0FFC,
1195   PREFIX_VEX_0FFD,
1196   PREFIX_VEX_0FFE,
1197   PREFIX_VEX_0F3800,
1198   PREFIX_VEX_0F3801,
1199   PREFIX_VEX_0F3802,
1200   PREFIX_VEX_0F3803,
1201   PREFIX_VEX_0F3804,
1202   PREFIX_VEX_0F3805,
1203   PREFIX_VEX_0F3806,
1204   PREFIX_VEX_0F3807,
1205   PREFIX_VEX_0F3808,
1206   PREFIX_VEX_0F3809,
1207   PREFIX_VEX_0F380A,
1208   PREFIX_VEX_0F380B,
1209   PREFIX_VEX_0F380C,
1210   PREFIX_VEX_0F380D,
1211   PREFIX_VEX_0F380E,
1212   PREFIX_VEX_0F380F,
1213   PREFIX_VEX_0F3813,
1214   PREFIX_VEX_0F3816,
1215   PREFIX_VEX_0F3817,
1216   PREFIX_VEX_0F3818,
1217   PREFIX_VEX_0F3819,
1218   PREFIX_VEX_0F381A,
1219   PREFIX_VEX_0F381C,
1220   PREFIX_VEX_0F381D,
1221   PREFIX_VEX_0F381E,
1222   PREFIX_VEX_0F3820,
1223   PREFIX_VEX_0F3821,
1224   PREFIX_VEX_0F3822,
1225   PREFIX_VEX_0F3823,
1226   PREFIX_VEX_0F3824,
1227   PREFIX_VEX_0F3825,
1228   PREFIX_VEX_0F3828,
1229   PREFIX_VEX_0F3829,
1230   PREFIX_VEX_0F382A,
1231   PREFIX_VEX_0F382B,
1232   PREFIX_VEX_0F382C,
1233   PREFIX_VEX_0F382D,
1234   PREFIX_VEX_0F382E,
1235   PREFIX_VEX_0F382F,
1236   PREFIX_VEX_0F3830,
1237   PREFIX_VEX_0F3831,
1238   PREFIX_VEX_0F3832,
1239   PREFIX_VEX_0F3833,
1240   PREFIX_VEX_0F3834,
1241   PREFIX_VEX_0F3835,
1242   PREFIX_VEX_0F3836,
1243   PREFIX_VEX_0F3837,
1244   PREFIX_VEX_0F3838,
1245   PREFIX_VEX_0F3839,
1246   PREFIX_VEX_0F383A,
1247   PREFIX_VEX_0F383B,
1248   PREFIX_VEX_0F383C,
1249   PREFIX_VEX_0F383D,
1250   PREFIX_VEX_0F383E,
1251   PREFIX_VEX_0F383F,
1252   PREFIX_VEX_0F3840,
1253   PREFIX_VEX_0F3841,
1254   PREFIX_VEX_0F3845,
1255   PREFIX_VEX_0F3846,
1256   PREFIX_VEX_0F3847,
1257   PREFIX_VEX_0F3858,
1258   PREFIX_VEX_0F3859,
1259   PREFIX_VEX_0F385A,
1260   PREFIX_VEX_0F3878,
1261   PREFIX_VEX_0F3879,
1262   PREFIX_VEX_0F388C,
1263   PREFIX_VEX_0F388E,
1264   PREFIX_VEX_0F3890,
1265   PREFIX_VEX_0F3891,
1266   PREFIX_VEX_0F3892,
1267   PREFIX_VEX_0F3893,
1268   PREFIX_VEX_0F3896,
1269   PREFIX_VEX_0F3897,
1270   PREFIX_VEX_0F3898,
1271   PREFIX_VEX_0F3899,
1272   PREFIX_VEX_0F389A,
1273   PREFIX_VEX_0F389B,
1274   PREFIX_VEX_0F389C,
1275   PREFIX_VEX_0F389D,
1276   PREFIX_VEX_0F389E,
1277   PREFIX_VEX_0F389F,
1278   PREFIX_VEX_0F38A6,
1279   PREFIX_VEX_0F38A7,
1280   PREFIX_VEX_0F38A8,
1281   PREFIX_VEX_0F38A9,
1282   PREFIX_VEX_0F38AA,
1283   PREFIX_VEX_0F38AB,
1284   PREFIX_VEX_0F38AC,
1285   PREFIX_VEX_0F38AD,
1286   PREFIX_VEX_0F38AE,
1287   PREFIX_VEX_0F38AF,
1288   PREFIX_VEX_0F38B6,
1289   PREFIX_VEX_0F38B7,
1290   PREFIX_VEX_0F38B8,
1291   PREFIX_VEX_0F38B9,
1292   PREFIX_VEX_0F38BA,
1293   PREFIX_VEX_0F38BB,
1294   PREFIX_VEX_0F38BC,
1295   PREFIX_VEX_0F38BD,
1296   PREFIX_VEX_0F38BE,
1297   PREFIX_VEX_0F38BF,
1298   PREFIX_VEX_0F38DB,
1299   PREFIX_VEX_0F38DC,
1300   PREFIX_VEX_0F38DD,
1301   PREFIX_VEX_0F38DE,
1302   PREFIX_VEX_0F38DF,
1303   PREFIX_VEX_0F38F2,
1304   PREFIX_VEX_0F38F3_REG_1,
1305   PREFIX_VEX_0F38F3_REG_2,
1306   PREFIX_VEX_0F38F3_REG_3,
1307   PREFIX_VEX_0F38F5,
1308   PREFIX_VEX_0F38F6,
1309   PREFIX_VEX_0F38F7,
1310   PREFIX_VEX_0F3A00,
1311   PREFIX_VEX_0F3A01,
1312   PREFIX_VEX_0F3A02,
1313   PREFIX_VEX_0F3A04,
1314   PREFIX_VEX_0F3A05,
1315   PREFIX_VEX_0F3A06,
1316   PREFIX_VEX_0F3A08,
1317   PREFIX_VEX_0F3A09,
1318   PREFIX_VEX_0F3A0A,
1319   PREFIX_VEX_0F3A0B,
1320   PREFIX_VEX_0F3A0C,
1321   PREFIX_VEX_0F3A0D,
1322   PREFIX_VEX_0F3A0E,
1323   PREFIX_VEX_0F3A0F,
1324   PREFIX_VEX_0F3A14,
1325   PREFIX_VEX_0F3A15,
1326   PREFIX_VEX_0F3A16,
1327   PREFIX_VEX_0F3A17,
1328   PREFIX_VEX_0F3A18,
1329   PREFIX_VEX_0F3A19,
1330   PREFIX_VEX_0F3A1D,
1331   PREFIX_VEX_0F3A20,
1332   PREFIX_VEX_0F3A21,
1333   PREFIX_VEX_0F3A22,
1334   PREFIX_VEX_0F3A30,
1335   PREFIX_VEX_0F3A31,
1336   PREFIX_VEX_0F3A32,
1337   PREFIX_VEX_0F3A33,
1338   PREFIX_VEX_0F3A38,
1339   PREFIX_VEX_0F3A39,
1340   PREFIX_VEX_0F3A40,
1341   PREFIX_VEX_0F3A41,
1342   PREFIX_VEX_0F3A42,
1343   PREFIX_VEX_0F3A44,
1344   PREFIX_VEX_0F3A46,
1345   PREFIX_VEX_0F3A48,
1346   PREFIX_VEX_0F3A49,
1347   PREFIX_VEX_0F3A4A,
1348   PREFIX_VEX_0F3A4B,
1349   PREFIX_VEX_0F3A4C,
1350   PREFIX_VEX_0F3A5C,
1351   PREFIX_VEX_0F3A5D,
1352   PREFIX_VEX_0F3A5E,
1353   PREFIX_VEX_0F3A5F,
1354   PREFIX_VEX_0F3A60,
1355   PREFIX_VEX_0F3A61,
1356   PREFIX_VEX_0F3A62,
1357   PREFIX_VEX_0F3A63,
1358   PREFIX_VEX_0F3A68,
1359   PREFIX_VEX_0F3A69,
1360   PREFIX_VEX_0F3A6A,
1361   PREFIX_VEX_0F3A6B,
1362   PREFIX_VEX_0F3A6C,
1363   PREFIX_VEX_0F3A6D,
1364   PREFIX_VEX_0F3A6E,
1365   PREFIX_VEX_0F3A6F,
1366   PREFIX_VEX_0F3A78,
1367   PREFIX_VEX_0F3A79,
1368   PREFIX_VEX_0F3A7A,
1369   PREFIX_VEX_0F3A7B,
1370   PREFIX_VEX_0F3A7C,
1371   PREFIX_VEX_0F3A7D,
1372   PREFIX_VEX_0F3A7E,
1373   PREFIX_VEX_0F3A7F,
1374   PREFIX_VEX_0F3ADF,
1375   PREFIX_VEX_0F3AF0,
1376
1377   PREFIX_EVEX_0F10,
1378   PREFIX_EVEX_0F11,
1379   PREFIX_EVEX_0F12,
1380   PREFIX_EVEX_0F13,
1381   PREFIX_EVEX_0F14,
1382   PREFIX_EVEX_0F15,
1383   PREFIX_EVEX_0F16,
1384   PREFIX_EVEX_0F17,
1385   PREFIX_EVEX_0F28,
1386   PREFIX_EVEX_0F29,
1387   PREFIX_EVEX_0F2A,
1388   PREFIX_EVEX_0F2B,
1389   PREFIX_EVEX_0F2C,
1390   PREFIX_EVEX_0F2D,
1391   PREFIX_EVEX_0F2E,
1392   PREFIX_EVEX_0F2F,
1393   PREFIX_EVEX_0F51,
1394   PREFIX_EVEX_0F54,
1395   PREFIX_EVEX_0F55,
1396   PREFIX_EVEX_0F56,
1397   PREFIX_EVEX_0F57,
1398   PREFIX_EVEX_0F58,
1399   PREFIX_EVEX_0F59,
1400   PREFIX_EVEX_0F5A,
1401   PREFIX_EVEX_0F5B,
1402   PREFIX_EVEX_0F5C,
1403   PREFIX_EVEX_0F5D,
1404   PREFIX_EVEX_0F5E,
1405   PREFIX_EVEX_0F5F,
1406   PREFIX_EVEX_0F60,
1407   PREFIX_EVEX_0F61,
1408   PREFIX_EVEX_0F62,
1409   PREFIX_EVEX_0F63,
1410   PREFIX_EVEX_0F64,
1411   PREFIX_EVEX_0F65,
1412   PREFIX_EVEX_0F66,
1413   PREFIX_EVEX_0F67,
1414   PREFIX_EVEX_0F68,
1415   PREFIX_EVEX_0F69,
1416   PREFIX_EVEX_0F6A,
1417   PREFIX_EVEX_0F6B,
1418   PREFIX_EVEX_0F6C,
1419   PREFIX_EVEX_0F6D,
1420   PREFIX_EVEX_0F6E,
1421   PREFIX_EVEX_0F6F,
1422   PREFIX_EVEX_0F70,
1423   PREFIX_EVEX_0F71_REG_2,
1424   PREFIX_EVEX_0F71_REG_4,
1425   PREFIX_EVEX_0F71_REG_6,
1426   PREFIX_EVEX_0F72_REG_0,
1427   PREFIX_EVEX_0F72_REG_1,
1428   PREFIX_EVEX_0F72_REG_2,
1429   PREFIX_EVEX_0F72_REG_4,
1430   PREFIX_EVEX_0F72_REG_6,
1431   PREFIX_EVEX_0F73_REG_2,
1432   PREFIX_EVEX_0F73_REG_3,
1433   PREFIX_EVEX_0F73_REG_6,
1434   PREFIX_EVEX_0F73_REG_7,
1435   PREFIX_EVEX_0F74,
1436   PREFIX_EVEX_0F75,
1437   PREFIX_EVEX_0F76,
1438   PREFIX_EVEX_0F78,
1439   PREFIX_EVEX_0F79,
1440   PREFIX_EVEX_0F7A,
1441   PREFIX_EVEX_0F7B,
1442   PREFIX_EVEX_0F7E,
1443   PREFIX_EVEX_0F7F,
1444   PREFIX_EVEX_0FC2,
1445   PREFIX_EVEX_0FC4,
1446   PREFIX_EVEX_0FC5,
1447   PREFIX_EVEX_0FC6,
1448   PREFIX_EVEX_0FD1,
1449   PREFIX_EVEX_0FD2,
1450   PREFIX_EVEX_0FD3,
1451   PREFIX_EVEX_0FD4,
1452   PREFIX_EVEX_0FD5,
1453   PREFIX_EVEX_0FD6,
1454   PREFIX_EVEX_0FD8,
1455   PREFIX_EVEX_0FD9,
1456   PREFIX_EVEX_0FDA,
1457   PREFIX_EVEX_0FDB,
1458   PREFIX_EVEX_0FDC,
1459   PREFIX_EVEX_0FDD,
1460   PREFIX_EVEX_0FDE,
1461   PREFIX_EVEX_0FDF,
1462   PREFIX_EVEX_0FE0,
1463   PREFIX_EVEX_0FE1,
1464   PREFIX_EVEX_0FE2,
1465   PREFIX_EVEX_0FE3,
1466   PREFIX_EVEX_0FE4,
1467   PREFIX_EVEX_0FE5,
1468   PREFIX_EVEX_0FE6,
1469   PREFIX_EVEX_0FE7,
1470   PREFIX_EVEX_0FE8,
1471   PREFIX_EVEX_0FE9,
1472   PREFIX_EVEX_0FEA,
1473   PREFIX_EVEX_0FEB,
1474   PREFIX_EVEX_0FEC,
1475   PREFIX_EVEX_0FED,
1476   PREFIX_EVEX_0FEE,
1477   PREFIX_EVEX_0FEF,
1478   PREFIX_EVEX_0FF1,
1479   PREFIX_EVEX_0FF2,
1480   PREFIX_EVEX_0FF3,
1481   PREFIX_EVEX_0FF4,
1482   PREFIX_EVEX_0FF5,
1483   PREFIX_EVEX_0FF6,
1484   PREFIX_EVEX_0FF8,
1485   PREFIX_EVEX_0FF9,
1486   PREFIX_EVEX_0FFA,
1487   PREFIX_EVEX_0FFB,
1488   PREFIX_EVEX_0FFC,
1489   PREFIX_EVEX_0FFD,
1490   PREFIX_EVEX_0FFE,
1491   PREFIX_EVEX_0F3800,
1492   PREFIX_EVEX_0F3804,
1493   PREFIX_EVEX_0F380B,
1494   PREFIX_EVEX_0F380C,
1495   PREFIX_EVEX_0F380D,
1496   PREFIX_EVEX_0F3810,
1497   PREFIX_EVEX_0F3811,
1498   PREFIX_EVEX_0F3812,
1499   PREFIX_EVEX_0F3813,
1500   PREFIX_EVEX_0F3814,
1501   PREFIX_EVEX_0F3815,
1502   PREFIX_EVEX_0F3816,
1503   PREFIX_EVEX_0F3818,
1504   PREFIX_EVEX_0F3819,
1505   PREFIX_EVEX_0F381A,
1506   PREFIX_EVEX_0F381B,
1507   PREFIX_EVEX_0F381C,
1508   PREFIX_EVEX_0F381D,
1509   PREFIX_EVEX_0F381E,
1510   PREFIX_EVEX_0F381F,
1511   PREFIX_EVEX_0F3820,
1512   PREFIX_EVEX_0F3821,
1513   PREFIX_EVEX_0F3822,
1514   PREFIX_EVEX_0F3823,
1515   PREFIX_EVEX_0F3824,
1516   PREFIX_EVEX_0F3825,
1517   PREFIX_EVEX_0F3826,
1518   PREFIX_EVEX_0F3827,
1519   PREFIX_EVEX_0F3828,
1520   PREFIX_EVEX_0F3829,
1521   PREFIX_EVEX_0F382A,
1522   PREFIX_EVEX_0F382B,
1523   PREFIX_EVEX_0F382C,
1524   PREFIX_EVEX_0F382D,
1525   PREFIX_EVEX_0F3830,
1526   PREFIX_EVEX_0F3831,
1527   PREFIX_EVEX_0F3832,
1528   PREFIX_EVEX_0F3833,
1529   PREFIX_EVEX_0F3834,
1530   PREFIX_EVEX_0F3835,
1531   PREFIX_EVEX_0F3836,
1532   PREFIX_EVEX_0F3837,
1533   PREFIX_EVEX_0F3838,
1534   PREFIX_EVEX_0F3839,
1535   PREFIX_EVEX_0F383A,
1536   PREFIX_EVEX_0F383B,
1537   PREFIX_EVEX_0F383C,
1538   PREFIX_EVEX_0F383D,
1539   PREFIX_EVEX_0F383E,
1540   PREFIX_EVEX_0F383F,
1541   PREFIX_EVEX_0F3840,
1542   PREFIX_EVEX_0F3842,
1543   PREFIX_EVEX_0F3843,
1544   PREFIX_EVEX_0F3844,
1545   PREFIX_EVEX_0F3845,
1546   PREFIX_EVEX_0F3846,
1547   PREFIX_EVEX_0F3847,
1548   PREFIX_EVEX_0F384C,
1549   PREFIX_EVEX_0F384D,
1550   PREFIX_EVEX_0F384E,
1551   PREFIX_EVEX_0F384F,
1552   PREFIX_EVEX_0F3858,
1553   PREFIX_EVEX_0F3859,
1554   PREFIX_EVEX_0F385A,
1555   PREFIX_EVEX_0F385B,
1556   PREFIX_EVEX_0F3864,
1557   PREFIX_EVEX_0F3865,
1558   PREFIX_EVEX_0F3866,
1559   PREFIX_EVEX_0F3875,
1560   PREFIX_EVEX_0F3876,
1561   PREFIX_EVEX_0F3877,
1562   PREFIX_EVEX_0F3878,
1563   PREFIX_EVEX_0F3879,
1564   PREFIX_EVEX_0F387A,
1565   PREFIX_EVEX_0F387B,
1566   PREFIX_EVEX_0F387C,
1567   PREFIX_EVEX_0F387D,
1568   PREFIX_EVEX_0F387E,
1569   PREFIX_EVEX_0F387F,
1570   PREFIX_EVEX_0F3883,
1571   PREFIX_EVEX_0F3888,
1572   PREFIX_EVEX_0F3889,
1573   PREFIX_EVEX_0F388A,
1574   PREFIX_EVEX_0F388B,
1575   PREFIX_EVEX_0F388D,
1576   PREFIX_EVEX_0F3890,
1577   PREFIX_EVEX_0F3891,
1578   PREFIX_EVEX_0F3892,
1579   PREFIX_EVEX_0F3893,
1580   PREFIX_EVEX_0F3896,
1581   PREFIX_EVEX_0F3897,
1582   PREFIX_EVEX_0F3898,
1583   PREFIX_EVEX_0F3899,
1584   PREFIX_EVEX_0F389A,
1585   PREFIX_EVEX_0F389B,
1586   PREFIX_EVEX_0F389C,
1587   PREFIX_EVEX_0F389D,
1588   PREFIX_EVEX_0F389E,
1589   PREFIX_EVEX_0F389F,
1590   PREFIX_EVEX_0F38A0,
1591   PREFIX_EVEX_0F38A1,
1592   PREFIX_EVEX_0F38A2,
1593   PREFIX_EVEX_0F38A3,
1594   PREFIX_EVEX_0F38A6,
1595   PREFIX_EVEX_0F38A7,
1596   PREFIX_EVEX_0F38A8,
1597   PREFIX_EVEX_0F38A9,
1598   PREFIX_EVEX_0F38AA,
1599   PREFIX_EVEX_0F38AB,
1600   PREFIX_EVEX_0F38AC,
1601   PREFIX_EVEX_0F38AD,
1602   PREFIX_EVEX_0F38AE,
1603   PREFIX_EVEX_0F38AF,
1604   PREFIX_EVEX_0F38B4,
1605   PREFIX_EVEX_0F38B5,
1606   PREFIX_EVEX_0F38B6,
1607   PREFIX_EVEX_0F38B7,
1608   PREFIX_EVEX_0F38B8,
1609   PREFIX_EVEX_0F38B9,
1610   PREFIX_EVEX_0F38BA,
1611   PREFIX_EVEX_0F38BB,
1612   PREFIX_EVEX_0F38BC,
1613   PREFIX_EVEX_0F38BD,
1614   PREFIX_EVEX_0F38BE,
1615   PREFIX_EVEX_0F38BF,
1616   PREFIX_EVEX_0F38C4,
1617   PREFIX_EVEX_0F38C6_REG_1,
1618   PREFIX_EVEX_0F38C6_REG_2,
1619   PREFIX_EVEX_0F38C6_REG_5,
1620   PREFIX_EVEX_0F38C6_REG_6,
1621   PREFIX_EVEX_0F38C7_REG_1,
1622   PREFIX_EVEX_0F38C7_REG_2,
1623   PREFIX_EVEX_0F38C7_REG_5,
1624   PREFIX_EVEX_0F38C7_REG_6,
1625   PREFIX_EVEX_0F38C8,
1626   PREFIX_EVEX_0F38CA,
1627   PREFIX_EVEX_0F38CB,
1628   PREFIX_EVEX_0F38CC,
1629   PREFIX_EVEX_0F38CD,
1630
1631   PREFIX_EVEX_0F3A00,
1632   PREFIX_EVEX_0F3A01,
1633   PREFIX_EVEX_0F3A03,
1634   PREFIX_EVEX_0F3A04,
1635   PREFIX_EVEX_0F3A05,
1636   PREFIX_EVEX_0F3A08,
1637   PREFIX_EVEX_0F3A09,
1638   PREFIX_EVEX_0F3A0A,
1639   PREFIX_EVEX_0F3A0B,
1640   PREFIX_EVEX_0F3A0F,
1641   PREFIX_EVEX_0F3A14,
1642   PREFIX_EVEX_0F3A15,
1643   PREFIX_EVEX_0F3A16,
1644   PREFIX_EVEX_0F3A17,
1645   PREFIX_EVEX_0F3A18,
1646   PREFIX_EVEX_0F3A19,
1647   PREFIX_EVEX_0F3A1A,
1648   PREFIX_EVEX_0F3A1B,
1649   PREFIX_EVEX_0F3A1D,
1650   PREFIX_EVEX_0F3A1E,
1651   PREFIX_EVEX_0F3A1F,
1652   PREFIX_EVEX_0F3A20,
1653   PREFIX_EVEX_0F3A21,
1654   PREFIX_EVEX_0F3A22,
1655   PREFIX_EVEX_0F3A23,
1656   PREFIX_EVEX_0F3A25,
1657   PREFIX_EVEX_0F3A26,
1658   PREFIX_EVEX_0F3A27,
1659   PREFIX_EVEX_0F3A38,
1660   PREFIX_EVEX_0F3A39,
1661   PREFIX_EVEX_0F3A3A,
1662   PREFIX_EVEX_0F3A3B,
1663   PREFIX_EVEX_0F3A3E,
1664   PREFIX_EVEX_0F3A3F,
1665   PREFIX_EVEX_0F3A42,
1666   PREFIX_EVEX_0F3A43,
1667   PREFIX_EVEX_0F3A50,
1668   PREFIX_EVEX_0F3A51,
1669   PREFIX_EVEX_0F3A54,
1670   PREFIX_EVEX_0F3A55,
1671   PREFIX_EVEX_0F3A56,
1672   PREFIX_EVEX_0F3A57,
1673   PREFIX_EVEX_0F3A66,
1674   PREFIX_EVEX_0F3A67
1675 };
1676
1677 enum
1678 {
1679   X86_64_06 = 0,
1680   X86_64_07,
1681   X86_64_0D,
1682   X86_64_16,
1683   X86_64_17,
1684   X86_64_1E,
1685   X86_64_1F,
1686   X86_64_27,
1687   X86_64_2F,
1688   X86_64_37,
1689   X86_64_3F,
1690   X86_64_60,
1691   X86_64_61,
1692   X86_64_62,
1693   X86_64_63,
1694   X86_64_6D,
1695   X86_64_6F,
1696   X86_64_9A,
1697   X86_64_C4,
1698   X86_64_C5,
1699   X86_64_CE,
1700   X86_64_D4,
1701   X86_64_D5,
1702   X86_64_E8,
1703   X86_64_E9,
1704   X86_64_EA,
1705   X86_64_0F01_REG_0,
1706   X86_64_0F01_REG_1,
1707   X86_64_0F01_REG_2,
1708   X86_64_0F01_REG_3
1709 };
1710
1711 enum
1712 {
1713   THREE_BYTE_0F38 = 0,
1714   THREE_BYTE_0F3A,
1715   THREE_BYTE_0F7A
1716 };
1717
1718 enum
1719 {
1720   XOP_08 = 0,
1721   XOP_09,
1722   XOP_0A
1723 };
1724
1725 enum
1726 {
1727   VEX_0F = 0,
1728   VEX_0F38,
1729   VEX_0F3A
1730 };
1731
1732 enum
1733 {
1734   EVEX_0F = 0,
1735   EVEX_0F38,
1736   EVEX_0F3A
1737 };
1738
1739 enum
1740 {
1741   VEX_LEN_0F10_P_1 = 0,
1742   VEX_LEN_0F10_P_3,
1743   VEX_LEN_0F11_P_1,
1744   VEX_LEN_0F11_P_3,
1745   VEX_LEN_0F12_P_0_M_0,
1746   VEX_LEN_0F12_P_0_M_1,
1747   VEX_LEN_0F12_P_2,
1748   VEX_LEN_0F13_M_0,
1749   VEX_LEN_0F16_P_0_M_0,
1750   VEX_LEN_0F16_P_0_M_1,
1751   VEX_LEN_0F16_P_2,
1752   VEX_LEN_0F17_M_0,
1753   VEX_LEN_0F2A_P_1,
1754   VEX_LEN_0F2A_P_3,
1755   VEX_LEN_0F2C_P_1,
1756   VEX_LEN_0F2C_P_3,
1757   VEX_LEN_0F2D_P_1,
1758   VEX_LEN_0F2D_P_3,
1759   VEX_LEN_0F2E_P_0,
1760   VEX_LEN_0F2E_P_2,
1761   VEX_LEN_0F2F_P_0,
1762   VEX_LEN_0F2F_P_2,
1763   VEX_LEN_0F41_P_0,
1764   VEX_LEN_0F41_P_2,
1765   VEX_LEN_0F42_P_0,
1766   VEX_LEN_0F42_P_2,
1767   VEX_LEN_0F44_P_0,
1768   VEX_LEN_0F44_P_2,
1769   VEX_LEN_0F45_P_0,
1770   VEX_LEN_0F45_P_2,
1771   VEX_LEN_0F46_P_0,
1772   VEX_LEN_0F46_P_2,
1773   VEX_LEN_0F47_P_0,
1774   VEX_LEN_0F47_P_2,
1775   VEX_LEN_0F4A_P_0,
1776   VEX_LEN_0F4A_P_2,
1777   VEX_LEN_0F4B_P_0,
1778   VEX_LEN_0F4B_P_2,
1779   VEX_LEN_0F51_P_1,
1780   VEX_LEN_0F51_P_3,
1781   VEX_LEN_0F52_P_1,
1782   VEX_LEN_0F53_P_1,
1783   VEX_LEN_0F58_P_1,
1784   VEX_LEN_0F58_P_3,
1785   VEX_LEN_0F59_P_1,
1786   VEX_LEN_0F59_P_3,
1787   VEX_LEN_0F5A_P_1,
1788   VEX_LEN_0F5A_P_3,
1789   VEX_LEN_0F5C_P_1,
1790   VEX_LEN_0F5C_P_3,
1791   VEX_LEN_0F5D_P_1,
1792   VEX_LEN_0F5D_P_3,
1793   VEX_LEN_0F5E_P_1,
1794   VEX_LEN_0F5E_P_3,
1795   VEX_LEN_0F5F_P_1,
1796   VEX_LEN_0F5F_P_3,
1797   VEX_LEN_0F6E_P_2,
1798   VEX_LEN_0F7E_P_1,
1799   VEX_LEN_0F7E_P_2,
1800   VEX_LEN_0F90_P_0,
1801   VEX_LEN_0F90_P_2,
1802   VEX_LEN_0F91_P_0,
1803   VEX_LEN_0F91_P_2,
1804   VEX_LEN_0F92_P_0,
1805   VEX_LEN_0F92_P_2,
1806   VEX_LEN_0F92_P_3,
1807   VEX_LEN_0F93_P_0,
1808   VEX_LEN_0F93_P_2,
1809   VEX_LEN_0F93_P_3,
1810   VEX_LEN_0F98_P_0,
1811   VEX_LEN_0F98_P_2,
1812   VEX_LEN_0F99_P_0,
1813   VEX_LEN_0F99_P_2,
1814   VEX_LEN_0FAE_R_2_M_0,
1815   VEX_LEN_0FAE_R_3_M_0,
1816   VEX_LEN_0FC2_P_1,
1817   VEX_LEN_0FC2_P_3,
1818   VEX_LEN_0FC4_P_2,
1819   VEX_LEN_0FC5_P_2,
1820   VEX_LEN_0FD6_P_2,
1821   VEX_LEN_0FF7_P_2,
1822   VEX_LEN_0F3816_P_2,
1823   VEX_LEN_0F3819_P_2,
1824   VEX_LEN_0F381A_P_2_M_0,
1825   VEX_LEN_0F3836_P_2,
1826   VEX_LEN_0F3841_P_2,
1827   VEX_LEN_0F385A_P_2_M_0,
1828   VEX_LEN_0F38DB_P_2,
1829   VEX_LEN_0F38DC_P_2,
1830   VEX_LEN_0F38DD_P_2,
1831   VEX_LEN_0F38DE_P_2,
1832   VEX_LEN_0F38DF_P_2,
1833   VEX_LEN_0F38F2_P_0,
1834   VEX_LEN_0F38F3_R_1_P_0,
1835   VEX_LEN_0F38F3_R_2_P_0,
1836   VEX_LEN_0F38F3_R_3_P_0,
1837   VEX_LEN_0F38F5_P_0,
1838   VEX_LEN_0F38F5_P_1,
1839   VEX_LEN_0F38F5_P_3,
1840   VEX_LEN_0F38F6_P_3,
1841   VEX_LEN_0F38F7_P_0,
1842   VEX_LEN_0F38F7_P_1,
1843   VEX_LEN_0F38F7_P_2,
1844   VEX_LEN_0F38F7_P_3,
1845   VEX_LEN_0F3A00_P_2,
1846   VEX_LEN_0F3A01_P_2,
1847   VEX_LEN_0F3A06_P_2,
1848   VEX_LEN_0F3A0A_P_2,
1849   VEX_LEN_0F3A0B_P_2,
1850   VEX_LEN_0F3A14_P_2,
1851   VEX_LEN_0F3A15_P_2,
1852   VEX_LEN_0F3A16_P_2,
1853   VEX_LEN_0F3A17_P_2,
1854   VEX_LEN_0F3A18_P_2,
1855   VEX_LEN_0F3A19_P_2,
1856   VEX_LEN_0F3A20_P_2,
1857   VEX_LEN_0F3A21_P_2,
1858   VEX_LEN_0F3A22_P_2,
1859   VEX_LEN_0F3A30_P_2,
1860   VEX_LEN_0F3A31_P_2,
1861   VEX_LEN_0F3A32_P_2,
1862   VEX_LEN_0F3A33_P_2,
1863   VEX_LEN_0F3A38_P_2,
1864   VEX_LEN_0F3A39_P_2,
1865   VEX_LEN_0F3A41_P_2,
1866   VEX_LEN_0F3A44_P_2,
1867   VEX_LEN_0F3A46_P_2,
1868   VEX_LEN_0F3A60_P_2,
1869   VEX_LEN_0F3A61_P_2,
1870   VEX_LEN_0F3A62_P_2,
1871   VEX_LEN_0F3A63_P_2,
1872   VEX_LEN_0F3A6A_P_2,
1873   VEX_LEN_0F3A6B_P_2,
1874   VEX_LEN_0F3A6E_P_2,
1875   VEX_LEN_0F3A6F_P_2,
1876   VEX_LEN_0F3A7A_P_2,
1877   VEX_LEN_0F3A7B_P_2,
1878   VEX_LEN_0F3A7E_P_2,
1879   VEX_LEN_0F3A7F_P_2,
1880   VEX_LEN_0F3ADF_P_2,
1881   VEX_LEN_0F3AF0_P_3,
1882   VEX_LEN_0FXOP_08_CC,
1883   VEX_LEN_0FXOP_08_CD,
1884   VEX_LEN_0FXOP_08_CE,
1885   VEX_LEN_0FXOP_08_CF,
1886   VEX_LEN_0FXOP_08_EC,
1887   VEX_LEN_0FXOP_08_ED,
1888   VEX_LEN_0FXOP_08_EE,
1889   VEX_LEN_0FXOP_08_EF,
1890   VEX_LEN_0FXOP_09_80,
1891   VEX_LEN_0FXOP_09_81
1892 };
1893
1894 enum
1895 {
1896   VEX_W_0F10_P_0 = 0,
1897   VEX_W_0F10_P_1,
1898   VEX_W_0F10_P_2,
1899   VEX_W_0F10_P_3,
1900   VEX_W_0F11_P_0,
1901   VEX_W_0F11_P_1,
1902   VEX_W_0F11_P_2,
1903   VEX_W_0F11_P_3,
1904   VEX_W_0F12_P_0_M_0,
1905   VEX_W_0F12_P_0_M_1,
1906   VEX_W_0F12_P_1,
1907   VEX_W_0F12_P_2,
1908   VEX_W_0F12_P_3,
1909   VEX_W_0F13_M_0,
1910   VEX_W_0F14,
1911   VEX_W_0F15,
1912   VEX_W_0F16_P_0_M_0,
1913   VEX_W_0F16_P_0_M_1,
1914   VEX_W_0F16_P_1,
1915   VEX_W_0F16_P_2,
1916   VEX_W_0F17_M_0,
1917   VEX_W_0F28,
1918   VEX_W_0F29,
1919   VEX_W_0F2B_M_0,
1920   VEX_W_0F2E_P_0,
1921   VEX_W_0F2E_P_2,
1922   VEX_W_0F2F_P_0,
1923   VEX_W_0F2F_P_2,
1924   VEX_W_0F41_P_0_LEN_1,
1925   VEX_W_0F41_P_2_LEN_1,
1926   VEX_W_0F42_P_0_LEN_1,
1927   VEX_W_0F42_P_2_LEN_1,
1928   VEX_W_0F44_P_0_LEN_0,
1929   VEX_W_0F44_P_2_LEN_0,
1930   VEX_W_0F45_P_0_LEN_1,
1931   VEX_W_0F45_P_2_LEN_1,
1932   VEX_W_0F46_P_0_LEN_1,
1933   VEX_W_0F46_P_2_LEN_1,
1934   VEX_W_0F47_P_0_LEN_1,
1935   VEX_W_0F47_P_2_LEN_1,
1936   VEX_W_0F4A_P_0_LEN_1,
1937   VEX_W_0F4A_P_2_LEN_1,
1938   VEX_W_0F4B_P_0_LEN_1,
1939   VEX_W_0F4B_P_2_LEN_1,
1940   VEX_W_0F50_M_0,
1941   VEX_W_0F51_P_0,
1942   VEX_W_0F51_P_1,
1943   VEX_W_0F51_P_2,
1944   VEX_W_0F51_P_3,
1945   VEX_W_0F52_P_0,
1946   VEX_W_0F52_P_1,
1947   VEX_W_0F53_P_0,
1948   VEX_W_0F53_P_1,
1949   VEX_W_0F58_P_0,
1950   VEX_W_0F58_P_1,
1951   VEX_W_0F58_P_2,
1952   VEX_W_0F58_P_3,
1953   VEX_W_0F59_P_0,
1954   VEX_W_0F59_P_1,
1955   VEX_W_0F59_P_2,
1956   VEX_W_0F59_P_3,
1957   VEX_W_0F5A_P_0,
1958   VEX_W_0F5A_P_1,
1959   VEX_W_0F5A_P_3,
1960   VEX_W_0F5B_P_0,
1961   VEX_W_0F5B_P_1,
1962   VEX_W_0F5B_P_2,
1963   VEX_W_0F5C_P_0,
1964   VEX_W_0F5C_P_1,
1965   VEX_W_0F5C_P_2,
1966   VEX_W_0F5C_P_3,
1967   VEX_W_0F5D_P_0,
1968   VEX_W_0F5D_P_1,
1969   VEX_W_0F5D_P_2,
1970   VEX_W_0F5D_P_3,
1971   VEX_W_0F5E_P_0,
1972   VEX_W_0F5E_P_1,
1973   VEX_W_0F5E_P_2,
1974   VEX_W_0F5E_P_3,
1975   VEX_W_0F5F_P_0,
1976   VEX_W_0F5F_P_1,
1977   VEX_W_0F5F_P_2,
1978   VEX_W_0F5F_P_3,
1979   VEX_W_0F60_P_2,
1980   VEX_W_0F61_P_2,
1981   VEX_W_0F62_P_2,
1982   VEX_W_0F63_P_2,
1983   VEX_W_0F64_P_2,
1984   VEX_W_0F65_P_2,
1985   VEX_W_0F66_P_2,
1986   VEX_W_0F67_P_2,
1987   VEX_W_0F68_P_2,
1988   VEX_W_0F69_P_2,
1989   VEX_W_0F6A_P_2,
1990   VEX_W_0F6B_P_2,
1991   VEX_W_0F6C_P_2,
1992   VEX_W_0F6D_P_2,
1993   VEX_W_0F6F_P_1,
1994   VEX_W_0F6F_P_2,
1995   VEX_W_0F70_P_1,
1996   VEX_W_0F70_P_2,
1997   VEX_W_0F70_P_3,
1998   VEX_W_0F71_R_2_P_2,
1999   VEX_W_0F71_R_4_P_2,
2000   VEX_W_0F71_R_6_P_2,
2001   VEX_W_0F72_R_2_P_2,
2002   VEX_W_0F72_R_4_P_2,
2003   VEX_W_0F72_R_6_P_2,
2004   VEX_W_0F73_R_2_P_2,
2005   VEX_W_0F73_R_3_P_2,
2006   VEX_W_0F73_R_6_P_2,
2007   VEX_W_0F73_R_7_P_2,
2008   VEX_W_0F74_P_2,
2009   VEX_W_0F75_P_2,
2010   VEX_W_0F76_P_2,
2011   VEX_W_0F77_P_0,
2012   VEX_W_0F7C_P_2,
2013   VEX_W_0F7C_P_3,
2014   VEX_W_0F7D_P_2,
2015   VEX_W_0F7D_P_3,
2016   VEX_W_0F7E_P_1,
2017   VEX_W_0F7F_P_1,
2018   VEX_W_0F7F_P_2,
2019   VEX_W_0F90_P_0_LEN_0,
2020   VEX_W_0F90_P_2_LEN_0,
2021   VEX_W_0F91_P_0_LEN_0,
2022   VEX_W_0F91_P_2_LEN_0,
2023   VEX_W_0F92_P_0_LEN_0,
2024   VEX_W_0F92_P_2_LEN_0,
2025   VEX_W_0F92_P_3_LEN_0,
2026   VEX_W_0F93_P_0_LEN_0,
2027   VEX_W_0F93_P_2_LEN_0,
2028   VEX_W_0F93_P_3_LEN_0,
2029   VEX_W_0F98_P_0_LEN_0,
2030   VEX_W_0F98_P_2_LEN_0,
2031   VEX_W_0F99_P_0_LEN_0,
2032   VEX_W_0F99_P_2_LEN_0,
2033   VEX_W_0FAE_R_2_M_0,
2034   VEX_W_0FAE_R_3_M_0,
2035   VEX_W_0FC2_P_0,
2036   VEX_W_0FC2_P_1,
2037   VEX_W_0FC2_P_2,
2038   VEX_W_0FC2_P_3,
2039   VEX_W_0FC4_P_2,
2040   VEX_W_0FC5_P_2,
2041   VEX_W_0FD0_P_2,
2042   VEX_W_0FD0_P_3,
2043   VEX_W_0FD1_P_2,
2044   VEX_W_0FD2_P_2,
2045   VEX_W_0FD3_P_2,
2046   VEX_W_0FD4_P_2,
2047   VEX_W_0FD5_P_2,
2048   VEX_W_0FD6_P_2,
2049   VEX_W_0FD7_P_2_M_1,
2050   VEX_W_0FD8_P_2,
2051   VEX_W_0FD9_P_2,
2052   VEX_W_0FDA_P_2,
2053   VEX_W_0FDB_P_2,
2054   VEX_W_0FDC_P_2,
2055   VEX_W_0FDD_P_2,
2056   VEX_W_0FDE_P_2,
2057   VEX_W_0FDF_P_2,
2058   VEX_W_0FE0_P_2,
2059   VEX_W_0FE1_P_2,
2060   VEX_W_0FE2_P_2,
2061   VEX_W_0FE3_P_2,
2062   VEX_W_0FE4_P_2,
2063   VEX_W_0FE5_P_2,
2064   VEX_W_0FE6_P_1,
2065   VEX_W_0FE6_P_2,
2066   VEX_W_0FE6_P_3,
2067   VEX_W_0FE7_P_2_M_0,
2068   VEX_W_0FE8_P_2,
2069   VEX_W_0FE9_P_2,
2070   VEX_W_0FEA_P_2,
2071   VEX_W_0FEB_P_2,
2072   VEX_W_0FEC_P_2,
2073   VEX_W_0FED_P_2,
2074   VEX_W_0FEE_P_2,
2075   VEX_W_0FEF_P_2,
2076   VEX_W_0FF0_P_3_M_0,
2077   VEX_W_0FF1_P_2,
2078   VEX_W_0FF2_P_2,
2079   VEX_W_0FF3_P_2,
2080   VEX_W_0FF4_P_2,
2081   VEX_W_0FF5_P_2,
2082   VEX_W_0FF6_P_2,
2083   VEX_W_0FF7_P_2,
2084   VEX_W_0FF8_P_2,
2085   VEX_W_0FF9_P_2,
2086   VEX_W_0FFA_P_2,
2087   VEX_W_0FFB_P_2,
2088   VEX_W_0FFC_P_2,
2089   VEX_W_0FFD_P_2,
2090   VEX_W_0FFE_P_2,
2091   VEX_W_0F3800_P_2,
2092   VEX_W_0F3801_P_2,
2093   VEX_W_0F3802_P_2,
2094   VEX_W_0F3803_P_2,
2095   VEX_W_0F3804_P_2,
2096   VEX_W_0F3805_P_2,
2097   VEX_W_0F3806_P_2,
2098   VEX_W_0F3807_P_2,
2099   VEX_W_0F3808_P_2,
2100   VEX_W_0F3809_P_2,
2101   VEX_W_0F380A_P_2,
2102   VEX_W_0F380B_P_2,
2103   VEX_W_0F380C_P_2,
2104   VEX_W_0F380D_P_2,
2105   VEX_W_0F380E_P_2,
2106   VEX_W_0F380F_P_2,
2107   VEX_W_0F3816_P_2,
2108   VEX_W_0F3817_P_2,
2109   VEX_W_0F3818_P_2,
2110   VEX_W_0F3819_P_2,
2111   VEX_W_0F381A_P_2_M_0,
2112   VEX_W_0F381C_P_2,
2113   VEX_W_0F381D_P_2,
2114   VEX_W_0F381E_P_2,
2115   VEX_W_0F3820_P_2,
2116   VEX_W_0F3821_P_2,
2117   VEX_W_0F3822_P_2,
2118   VEX_W_0F3823_P_2,
2119   VEX_W_0F3824_P_2,
2120   VEX_W_0F3825_P_2,
2121   VEX_W_0F3828_P_2,
2122   VEX_W_0F3829_P_2,
2123   VEX_W_0F382A_P_2_M_0,
2124   VEX_W_0F382B_P_2,
2125   VEX_W_0F382C_P_2_M_0,
2126   VEX_W_0F382D_P_2_M_0,
2127   VEX_W_0F382E_P_2_M_0,
2128   VEX_W_0F382F_P_2_M_0,
2129   VEX_W_0F3830_P_2,
2130   VEX_W_0F3831_P_2,
2131   VEX_W_0F3832_P_2,
2132   VEX_W_0F3833_P_2,
2133   VEX_W_0F3834_P_2,
2134   VEX_W_0F3835_P_2,
2135   VEX_W_0F3836_P_2,
2136   VEX_W_0F3837_P_2,
2137   VEX_W_0F3838_P_2,
2138   VEX_W_0F3839_P_2,
2139   VEX_W_0F383A_P_2,
2140   VEX_W_0F383B_P_2,
2141   VEX_W_0F383C_P_2,
2142   VEX_W_0F383D_P_2,
2143   VEX_W_0F383E_P_2,
2144   VEX_W_0F383F_P_2,
2145   VEX_W_0F3840_P_2,
2146   VEX_W_0F3841_P_2,
2147   VEX_W_0F3846_P_2,
2148   VEX_W_0F3858_P_2,
2149   VEX_W_0F3859_P_2,
2150   VEX_W_0F385A_P_2_M_0,
2151   VEX_W_0F3878_P_2,
2152   VEX_W_0F3879_P_2,
2153   VEX_W_0F38DB_P_2,
2154   VEX_W_0F38DC_P_2,
2155   VEX_W_0F38DD_P_2,
2156   VEX_W_0F38DE_P_2,
2157   VEX_W_0F38DF_P_2,
2158   VEX_W_0F3A00_P_2,
2159   VEX_W_0F3A01_P_2,
2160   VEX_W_0F3A02_P_2,
2161   VEX_W_0F3A04_P_2,
2162   VEX_W_0F3A05_P_2,
2163   VEX_W_0F3A06_P_2,
2164   VEX_W_0F3A08_P_2,
2165   VEX_W_0F3A09_P_2,
2166   VEX_W_0F3A0A_P_2,
2167   VEX_W_0F3A0B_P_2,
2168   VEX_W_0F3A0C_P_2,
2169   VEX_W_0F3A0D_P_2,
2170   VEX_W_0F3A0E_P_2,
2171   VEX_W_0F3A0F_P_2,
2172   VEX_W_0F3A14_P_2,
2173   VEX_W_0F3A15_P_2,
2174   VEX_W_0F3A18_P_2,
2175   VEX_W_0F3A19_P_2,
2176   VEX_W_0F3A20_P_2,
2177   VEX_W_0F3A21_P_2,
2178   VEX_W_0F3A30_P_2_LEN_0,
2179   VEX_W_0F3A31_P_2_LEN_0,
2180   VEX_W_0F3A32_P_2_LEN_0,
2181   VEX_W_0F3A33_P_2_LEN_0,
2182   VEX_W_0F3A38_P_2,
2183   VEX_W_0F3A39_P_2,
2184   VEX_W_0F3A40_P_2,
2185   VEX_W_0F3A41_P_2,
2186   VEX_W_0F3A42_P_2,
2187   VEX_W_0F3A44_P_2,
2188   VEX_W_0F3A46_P_2,
2189   VEX_W_0F3A48_P_2,
2190   VEX_W_0F3A49_P_2,
2191   VEX_W_0F3A4A_P_2,
2192   VEX_W_0F3A4B_P_2,
2193   VEX_W_0F3A4C_P_2,
2194   VEX_W_0F3A60_P_2,
2195   VEX_W_0F3A61_P_2,
2196   VEX_W_0F3A62_P_2,
2197   VEX_W_0F3A63_P_2,
2198   VEX_W_0F3ADF_P_2,
2199
2200   EVEX_W_0F10_P_0,
2201   EVEX_W_0F10_P_1_M_0,
2202   EVEX_W_0F10_P_1_M_1,
2203   EVEX_W_0F10_P_2,
2204   EVEX_W_0F10_P_3_M_0,
2205   EVEX_W_0F10_P_3_M_1,
2206   EVEX_W_0F11_P_0,
2207   EVEX_W_0F11_P_1_M_0,
2208   EVEX_W_0F11_P_1_M_1,
2209   EVEX_W_0F11_P_2,
2210   EVEX_W_0F11_P_3_M_0,
2211   EVEX_W_0F11_P_3_M_1,
2212   EVEX_W_0F12_P_0_M_0,
2213   EVEX_W_0F12_P_0_M_1,
2214   EVEX_W_0F12_P_1,
2215   EVEX_W_0F12_P_2,
2216   EVEX_W_0F12_P_3,
2217   EVEX_W_0F13_P_0,
2218   EVEX_W_0F13_P_2,
2219   EVEX_W_0F14_P_0,
2220   EVEX_W_0F14_P_2,
2221   EVEX_W_0F15_P_0,
2222   EVEX_W_0F15_P_2,
2223   EVEX_W_0F16_P_0_M_0,
2224   EVEX_W_0F16_P_0_M_1,
2225   EVEX_W_0F16_P_1,
2226   EVEX_W_0F16_P_2,
2227   EVEX_W_0F17_P_0,
2228   EVEX_W_0F17_P_2,
2229   EVEX_W_0F28_P_0,
2230   EVEX_W_0F28_P_2,
2231   EVEX_W_0F29_P_0,
2232   EVEX_W_0F29_P_2,
2233   EVEX_W_0F2A_P_1,
2234   EVEX_W_0F2A_P_3,
2235   EVEX_W_0F2B_P_0,
2236   EVEX_W_0F2B_P_2,
2237   EVEX_W_0F2E_P_0,
2238   EVEX_W_0F2E_P_2,
2239   EVEX_W_0F2F_P_0,
2240   EVEX_W_0F2F_P_2,
2241   EVEX_W_0F51_P_0,
2242   EVEX_W_0F51_P_1,
2243   EVEX_W_0F51_P_2,
2244   EVEX_W_0F51_P_3,
2245   EVEX_W_0F54_P_0,
2246   EVEX_W_0F54_P_2,
2247   EVEX_W_0F55_P_0,
2248   EVEX_W_0F55_P_2,
2249   EVEX_W_0F56_P_0,
2250   EVEX_W_0F56_P_2,
2251   EVEX_W_0F57_P_0,
2252   EVEX_W_0F57_P_2,
2253   EVEX_W_0F58_P_0,
2254   EVEX_W_0F58_P_1,
2255   EVEX_W_0F58_P_2,
2256   EVEX_W_0F58_P_3,
2257   EVEX_W_0F59_P_0,
2258   EVEX_W_0F59_P_1,
2259   EVEX_W_0F59_P_2,
2260   EVEX_W_0F59_P_3,
2261   EVEX_W_0F5A_P_0,
2262   EVEX_W_0F5A_P_1,
2263   EVEX_W_0F5A_P_2,
2264   EVEX_W_0F5A_P_3,
2265   EVEX_W_0F5B_P_0,
2266   EVEX_W_0F5B_P_1,
2267   EVEX_W_0F5B_P_2,
2268   EVEX_W_0F5C_P_0,
2269   EVEX_W_0F5C_P_1,
2270   EVEX_W_0F5C_P_2,
2271   EVEX_W_0F5C_P_3,
2272   EVEX_W_0F5D_P_0,
2273   EVEX_W_0F5D_P_1,
2274   EVEX_W_0F5D_P_2,
2275   EVEX_W_0F5D_P_3,
2276   EVEX_W_0F5E_P_0,
2277   EVEX_W_0F5E_P_1,
2278   EVEX_W_0F5E_P_2,
2279   EVEX_W_0F5E_P_3,
2280   EVEX_W_0F5F_P_0,
2281   EVEX_W_0F5F_P_1,
2282   EVEX_W_0F5F_P_2,
2283   EVEX_W_0F5F_P_3,
2284   EVEX_W_0F62_P_2,
2285   EVEX_W_0F66_P_2,
2286   EVEX_W_0F6A_P_2,
2287   EVEX_W_0F6B_P_2,
2288   EVEX_W_0F6C_P_2,
2289   EVEX_W_0F6D_P_2,
2290   EVEX_W_0F6E_P_2,
2291   EVEX_W_0F6F_P_1,
2292   EVEX_W_0F6F_P_2,
2293   EVEX_W_0F6F_P_3,
2294   EVEX_W_0F70_P_2,
2295   EVEX_W_0F72_R_2_P_2,
2296   EVEX_W_0F72_R_6_P_2,
2297   EVEX_W_0F73_R_2_P_2,
2298   EVEX_W_0F73_R_6_P_2,
2299   EVEX_W_0F76_P_2,
2300   EVEX_W_0F78_P_0,
2301   EVEX_W_0F78_P_2,
2302   EVEX_W_0F79_P_0,
2303   EVEX_W_0F79_P_2,
2304   EVEX_W_0F7A_P_1,
2305   EVEX_W_0F7A_P_2,
2306   EVEX_W_0F7A_P_3,
2307   EVEX_W_0F7B_P_1,
2308   EVEX_W_0F7B_P_2,
2309   EVEX_W_0F7B_P_3,
2310   EVEX_W_0F7E_P_1,
2311   EVEX_W_0F7E_P_2,
2312   EVEX_W_0F7F_P_1,
2313   EVEX_W_0F7F_P_2,
2314   EVEX_W_0F7F_P_3,
2315   EVEX_W_0FC2_P_0,
2316   EVEX_W_0FC2_P_1,
2317   EVEX_W_0FC2_P_2,
2318   EVEX_W_0FC2_P_3,
2319   EVEX_W_0FC6_P_0,
2320   EVEX_W_0FC6_P_2,
2321   EVEX_W_0FD2_P_2,
2322   EVEX_W_0FD3_P_2,
2323   EVEX_W_0FD4_P_2,
2324   EVEX_W_0FD6_P_2,
2325   EVEX_W_0FE6_P_1,
2326   EVEX_W_0FE6_P_2,
2327   EVEX_W_0FE6_P_3,
2328   EVEX_W_0FE7_P_2,
2329   EVEX_W_0FF2_P_2,
2330   EVEX_W_0FF3_P_2,
2331   EVEX_W_0FF4_P_2,
2332   EVEX_W_0FFA_P_2,
2333   EVEX_W_0FFB_P_2,
2334   EVEX_W_0FFE_P_2,
2335   EVEX_W_0F380C_P_2,
2336   EVEX_W_0F380D_P_2,
2337   EVEX_W_0F3810_P_1,
2338   EVEX_W_0F3810_P_2,
2339   EVEX_W_0F3811_P_1,
2340   EVEX_W_0F3811_P_2,
2341   EVEX_W_0F3812_P_1,
2342   EVEX_W_0F3812_P_2,
2343   EVEX_W_0F3813_P_1,
2344   EVEX_W_0F3813_P_2,
2345   EVEX_W_0F3814_P_1,
2346   EVEX_W_0F3815_P_1,
2347   EVEX_W_0F3818_P_2,
2348   EVEX_W_0F3819_P_2,
2349   EVEX_W_0F381A_P_2,
2350   EVEX_W_0F381B_P_2,
2351   EVEX_W_0F381E_P_2,
2352   EVEX_W_0F381F_P_2,
2353   EVEX_W_0F3820_P_1,
2354   EVEX_W_0F3821_P_1,
2355   EVEX_W_0F3822_P_1,
2356   EVEX_W_0F3823_P_1,
2357   EVEX_W_0F3824_P_1,
2358   EVEX_W_0F3825_P_1,
2359   EVEX_W_0F3825_P_2,
2360   EVEX_W_0F3826_P_1,
2361   EVEX_W_0F3826_P_2,
2362   EVEX_W_0F3828_P_1,
2363   EVEX_W_0F3828_P_2,
2364   EVEX_W_0F3829_P_1,
2365   EVEX_W_0F3829_P_2,
2366   EVEX_W_0F382A_P_1,
2367   EVEX_W_0F382A_P_2,
2368   EVEX_W_0F382B_P_2,
2369   EVEX_W_0F3830_P_1,
2370   EVEX_W_0F3831_P_1,
2371   EVEX_W_0F3832_P_1,
2372   EVEX_W_0F3833_P_1,
2373   EVEX_W_0F3834_P_1,
2374   EVEX_W_0F3835_P_1,
2375   EVEX_W_0F3835_P_2,
2376   EVEX_W_0F3837_P_2,
2377   EVEX_W_0F3838_P_1,
2378   EVEX_W_0F3839_P_1,
2379   EVEX_W_0F383A_P_1,
2380   EVEX_W_0F3840_P_2,
2381   EVEX_W_0F3858_P_2,
2382   EVEX_W_0F3859_P_2,
2383   EVEX_W_0F385A_P_2,
2384   EVEX_W_0F385B_P_2,
2385   EVEX_W_0F3866_P_2,
2386   EVEX_W_0F3875_P_2,
2387   EVEX_W_0F3878_P_2,
2388   EVEX_W_0F3879_P_2,
2389   EVEX_W_0F387A_P_2,
2390   EVEX_W_0F387B_P_2,
2391   EVEX_W_0F387D_P_2,
2392   EVEX_W_0F3883_P_2,
2393   EVEX_W_0F388D_P_2,
2394   EVEX_W_0F3891_P_2,
2395   EVEX_W_0F3893_P_2,
2396   EVEX_W_0F38A1_P_2,
2397   EVEX_W_0F38A3_P_2,
2398   EVEX_W_0F38C7_R_1_P_2,
2399   EVEX_W_0F38C7_R_2_P_2,
2400   EVEX_W_0F38C7_R_5_P_2,
2401   EVEX_W_0F38C7_R_6_P_2,
2402
2403   EVEX_W_0F3A00_P_2,
2404   EVEX_W_0F3A01_P_2,
2405   EVEX_W_0F3A04_P_2,
2406   EVEX_W_0F3A05_P_2,
2407   EVEX_W_0F3A08_P_2,
2408   EVEX_W_0F3A09_P_2,
2409   EVEX_W_0F3A0A_P_2,
2410   EVEX_W_0F3A0B_P_2,
2411   EVEX_W_0F3A16_P_2,
2412   EVEX_W_0F3A18_P_2,
2413   EVEX_W_0F3A19_P_2,
2414   EVEX_W_0F3A1A_P_2,
2415   EVEX_W_0F3A1B_P_2,
2416   EVEX_W_0F3A1D_P_2,
2417   EVEX_W_0F3A21_P_2,
2418   EVEX_W_0F3A22_P_2,
2419   EVEX_W_0F3A23_P_2,
2420   EVEX_W_0F3A38_P_2,
2421   EVEX_W_0F3A39_P_2,
2422   EVEX_W_0F3A3A_P_2,
2423   EVEX_W_0F3A3B_P_2,
2424   EVEX_W_0F3A3E_P_2,
2425   EVEX_W_0F3A3F_P_2,
2426   EVEX_W_0F3A42_P_2,
2427   EVEX_W_0F3A43_P_2,
2428   EVEX_W_0F3A50_P_2,
2429   EVEX_W_0F3A51_P_2,
2430   EVEX_W_0F3A56_P_2,
2431   EVEX_W_0F3A57_P_2,
2432   EVEX_W_0F3A66_P_2,
2433   EVEX_W_0F3A67_P_2
2434 };
2435
2436 typedef void (*op_rtn) (int bytemode, int sizeflag);
2437
2438 struct dis386 {
2439   const char *name;
2440   struct
2441     {
2442       op_rtn rtn;
2443       int bytemode;
2444     } op[MAX_OPERANDS];
2445   unsigned int prefix_requirement;
2446 };
2447
2448 /* Upper case letters in the instruction names here are macros.
2449    'A' => print 'b' if no register operands or suffix_always is true
2450    'B' => print 'b' if suffix_always is true
2451    'C' => print 's' or 'l' ('w' or 'd' in Intel mode) depending on operand
2452           size prefix
2453    'D' => print 'w' if no register operands or 'w', 'l' or 'q', if
2454           suffix_always is true
2455    'E' => print 'e' if 32-bit form of jcxz
2456    'F' => print 'w' or 'l' depending on address size prefix (loop insns)
2457    'G' => print 'w' or 'l' depending on operand size prefix (i/o insns)
2458    'H' => print ",pt" or ",pn" branch hint
2459    'I' => honor following macro letter even in Intel mode (implemented only
2460           for some of the macro letters)
2461    'J' => print 'l'
2462    'K' => print 'd' or 'q' if rex prefix is present.
2463    'L' => print 'l' if suffix_always is true
2464    'M' => print 'r' if intel_mnemonic is false.
2465    'N' => print 'n' if instruction has no wait "prefix"
2466    'O' => print 'd' or 'o' (or 'q' in Intel mode)
2467    'P' => print 'w', 'l' or 'q' if instruction has an operand size prefix,
2468           or suffix_always is true.  print 'q' if rex prefix is present.
2469    'Q' => print 'w', 'l' or 'q' for memory operand or suffix_always
2470           is true
2471    'R' => print 'w', 'l' or 'q' ('d' for 'l' and 'e' in Intel mode)
2472    'S' => print 'w', 'l' or 'q' if suffix_always is true
2473    'T' => print 'q' in 64bit mode if instruction has no operand size
2474           prefix and behave as 'P' otherwise
2475    'U' => print 'q' in 64bit mode if instruction has no operand size
2476           prefix and behave as 'Q' otherwise
2477    'V' => print 'q' in 64bit mode if instruction has no operand size
2478           prefix and behave as 'S' otherwise
2479    'W' => print 'b', 'w' or 'l' ('d' in Intel mode)
2480    'X' => print 's', 'd' depending on data16 prefix (for XMM)
2481    'Y' => 'q' if instruction has an REX 64bit overwrite prefix and
2482           suffix_always is true.
2483    'Z' => print 'q' in 64bit mode and behave as 'L' otherwise
2484    '!' => change condition from true to false or from false to true.
2485    '%' => add 1 upper case letter to the macro.
2486    '^' => print 'w' or 'l' depending on operand size prefix or
2487           suffix_always is true (lcall/ljmp).
2488    '@' => print 'q' for Intel64 ISA, 'w' or 'q' for AMD64 ISA depending
2489           on operand size prefix.
2490    '&' => print 'q' in 64bit mode for Intel64 ISA or if instruction
2491           has no operand size prefix for AMD64 ISA, behave as 'P'
2492           otherwise
2493
2494    2 upper case letter macros:
2495    "XY" => print 'x' or 'y' if suffix_always is true or no register
2496            operands and no broadcast.
2497    "XZ" => print 'x', 'y', or 'z' if suffix_always is true or no
2498            register operands and no broadcast.
2499    "XW" => print 's', 'd' depending on the VEX.W bit (for FMA)
2500    "LQ" => print 'l' ('d' in Intel mode) or 'q' for memory operand
2501            or suffix_always is true
2502    "LB" => print "abs" in 64bit mode and behave as 'B' otherwise
2503    "LS" => print "abs" in 64bit mode and behave as 'S' otherwise
2504    "LV" => print "abs" for 64bit operand and behave as 'S' otherwise
2505    "LW" => print 'd', 'q' depending on the VEX.W bit
2506    "LP" => print 'w' or 'l' ('d' in Intel mode) if instruction has
2507            an operand size prefix, or suffix_always is true.  print
2508            'q' if rex prefix is present.
2509
2510    Many of the above letters print nothing in Intel mode.  See "putop"
2511    for the details.
2512
2513    Braces '{' and '}', and vertical bars '|', indicate alternative
2514    mnemonic strings for AT&T and Intel.  */
2515
2516 static const struct dis386 dis386[] = {
2517   /* 00 */
2518   { "addB",             { Ebh1, Gb }, 0 },
2519   { "addS",             { Evh1, Gv }, 0 },
2520   { "addB",             { Gb, EbS }, 0 },
2521   { "addS",             { Gv, EvS }, 0 },
2522   { "addB",             { AL, Ib }, 0 },
2523   { "addS",             { eAX, Iv }, 0 },
2524   { X86_64_TABLE (X86_64_06) },
2525   { X86_64_TABLE (X86_64_07) },
2526   /* 08 */
2527   { "orB",              { Ebh1, Gb }, 0 },
2528   { "orS",              { Evh1, Gv }, 0 },
2529   { "orB",              { Gb, EbS }, 0 },
2530   { "orS",              { Gv, EvS }, 0 },
2531   { "orB",              { AL, Ib }, 0 },
2532   { "orS",              { eAX, Iv }, 0 },
2533   { X86_64_TABLE (X86_64_0D) },
2534   { Bad_Opcode },       /* 0x0f extended opcode escape */
2535   /* 10 */
2536   { "adcB",             { Ebh1, Gb }, 0 },
2537   { "adcS",             { Evh1, Gv }, 0 },
2538   { "adcB",             { Gb, EbS }, 0 },
2539   { "adcS",             { Gv, EvS }, 0 },
2540   { "adcB",             { AL, Ib }, 0 },
2541   { "adcS",             { eAX, Iv }, 0 },
2542   { X86_64_TABLE (X86_64_16) },
2543   { X86_64_TABLE (X86_64_17) },
2544   /* 18 */
2545   { "sbbB",             { Ebh1, Gb }, 0 },
2546   { "sbbS",             { Evh1, Gv }, 0 },
2547   { "sbbB",             { Gb, EbS }, 0 },
2548   { "sbbS",             { Gv, EvS }, 0 },
2549   { "sbbB",             { AL, Ib }, 0 },
2550   { "sbbS",             { eAX, Iv }, 0 },
2551   { X86_64_TABLE (X86_64_1E) },
2552   { X86_64_TABLE (X86_64_1F) },
2553   /* 20 */
2554   { "andB",             { Ebh1, Gb }, 0 },
2555   { "andS",             { Evh1, Gv }, 0 },
2556   { "andB",             { Gb, EbS }, 0 },
2557   { "andS",             { Gv, EvS }, 0 },
2558   { "andB",             { AL, Ib }, 0 },
2559   { "andS",             { eAX, Iv }, 0 },
2560   { Bad_Opcode },       /* SEG ES prefix */
2561   { X86_64_TABLE (X86_64_27) },
2562   /* 28 */
2563   { "subB",             { Ebh1, Gb }, 0 },
2564   { "subS",             { Evh1, Gv }, 0 },
2565   { "subB",             { Gb, EbS }, 0 },
2566   { "subS",             { Gv, EvS }, 0 },
2567   { "subB",             { AL, Ib }, 0 },
2568   { "subS",             { eAX, Iv }, 0 },
2569   { Bad_Opcode },       /* SEG CS prefix */
2570   { X86_64_TABLE (X86_64_2F) },
2571   /* 30 */
2572   { "xorB",             { Ebh1, Gb }, 0 },
2573   { "xorS",             { Evh1, Gv }, 0 },
2574   { "xorB",             { Gb, EbS }, 0 },
2575   { "xorS",             { Gv, EvS }, 0 },
2576   { "xorB",             { AL, Ib }, 0 },
2577   { "xorS",             { eAX, Iv }, 0 },
2578   { Bad_Opcode },       /* SEG SS prefix */
2579   { X86_64_TABLE (X86_64_37) },
2580   /* 38 */
2581   { "cmpB",             { Eb, Gb }, 0 },
2582   { "cmpS",             { Ev, Gv }, 0 },
2583   { "cmpB",             { Gb, EbS }, 0 },
2584   { "cmpS",             { Gv, EvS }, 0 },
2585   { "cmpB",             { AL, Ib }, 0 },
2586   { "cmpS",             { eAX, Iv }, 0 },
2587   { Bad_Opcode },       /* SEG DS prefix */
2588   { X86_64_TABLE (X86_64_3F) },
2589   /* 40 */
2590   { "inc{S|}",          { RMeAX }, 0 },
2591   { "inc{S|}",          { RMeCX }, 0 },
2592   { "inc{S|}",          { RMeDX }, 0 },
2593   { "inc{S|}",          { RMeBX }, 0 },
2594   { "inc{S|}",          { RMeSP }, 0 },
2595   { "inc{S|}",          { RMeBP }, 0 },
2596   { "inc{S|}",          { RMeSI }, 0 },
2597   { "inc{S|}",          { RMeDI }, 0 },
2598   /* 48 */
2599   { "dec{S|}",          { RMeAX }, 0 },
2600   { "dec{S|}",          { RMeCX }, 0 },
2601   { "dec{S|}",          { RMeDX }, 0 },
2602   { "dec{S|}",          { RMeBX }, 0 },
2603   { "dec{S|}",          { RMeSP }, 0 },
2604   { "dec{S|}",          { RMeBP }, 0 },
2605   { "dec{S|}",          { RMeSI }, 0 },
2606   { "dec{S|}",          { RMeDI }, 0 },
2607   /* 50 */
2608   { "pushV",            { RMrAX }, 0 },
2609   { "pushV",            { RMrCX }, 0 },
2610   { "pushV",            { RMrDX }, 0 },
2611   { "pushV",            { RMrBX }, 0 },
2612   { "pushV",            { RMrSP }, 0 },
2613   { "pushV",            { RMrBP }, 0 },
2614   { "pushV",            { RMrSI }, 0 },
2615   { "pushV",            { RMrDI }, 0 },
2616   /* 58 */
2617   { "popV",             { RMrAX }, 0 },
2618   { "popV",             { RMrCX }, 0 },
2619   { "popV",             { RMrDX }, 0 },
2620   { "popV",             { RMrBX }, 0 },
2621   { "popV",             { RMrSP }, 0 },
2622   { "popV",             { RMrBP }, 0 },
2623   { "popV",             { RMrSI }, 0 },
2624   { "popV",             { RMrDI }, 0 },
2625   /* 60 */
2626   { X86_64_TABLE (X86_64_60) },
2627   { X86_64_TABLE (X86_64_61) },
2628   { X86_64_TABLE (X86_64_62) },
2629   { X86_64_TABLE (X86_64_63) },
2630   { Bad_Opcode },       /* seg fs */
2631   { Bad_Opcode },       /* seg gs */
2632   { Bad_Opcode },       /* op size prefix */
2633   { Bad_Opcode },       /* adr size prefix */
2634   /* 68 */
2635   { "pushT",            { sIv }, 0 },
2636   { "imulS",            { Gv, Ev, Iv }, 0 },
2637   { "pushT",            { sIbT }, 0 },
2638   { "imulS",            { Gv, Ev, sIb }, 0 },
2639   { "ins{b|}",          { Ybr, indirDX }, 0 },
2640   { X86_64_TABLE (X86_64_6D) },
2641   { "outs{b|}",         { indirDXr, Xb }, 0 },
2642   { X86_64_TABLE (X86_64_6F) },
2643   /* 70 */
2644   { "joH",              { Jb, BND, cond_jump_flag }, 0 },
2645   { "jnoH",             { Jb, BND, cond_jump_flag }, 0 },
2646   { "jbH",              { Jb, BND, cond_jump_flag }, 0 },
2647   { "jaeH",             { Jb, BND, cond_jump_flag }, 0 },
2648   { "jeH",              { Jb, BND, cond_jump_flag }, 0 },
2649   { "jneH",             { Jb, BND, cond_jump_flag }, 0 },
2650   { "jbeH",             { Jb, BND, cond_jump_flag }, 0 },
2651   { "jaH",              { Jb, BND, cond_jump_flag }, 0 },
2652   /* 78 */
2653   { "jsH",              { Jb, BND, cond_jump_flag }, 0 },
2654   { "jnsH",             { Jb, BND, cond_jump_flag }, 0 },
2655   { "jpH",              { Jb, BND, cond_jump_flag }, 0 },
2656   { "jnpH",             { Jb, BND, cond_jump_flag }, 0 },
2657   { "jlH",              { Jb, BND, cond_jump_flag }, 0 },
2658   { "jgeH",             { Jb, BND, cond_jump_flag }, 0 },
2659   { "jleH",             { Jb, BND, cond_jump_flag }, 0 },
2660   { "jgH",              { Jb, BND, cond_jump_flag }, 0 },
2661   /* 80 */
2662   { REG_TABLE (REG_80) },
2663   { REG_TABLE (REG_81) },
2664   { Bad_Opcode },
2665   { REG_TABLE (REG_82) },
2666   { "testB",            { Eb, Gb }, 0 },
2667   { "testS",            { Ev, Gv }, 0 },
2668   { "xchgB",            { Ebh2, Gb }, 0 },
2669   { "xchgS",            { Evh2, Gv }, 0 },
2670   /* 88 */
2671   { "movB",             { Ebh3, Gb }, 0 },
2672   { "movS",             { Evh3, Gv }, 0 },
2673   { "movB",             { Gb, EbS }, 0 },
2674   { "movS",             { Gv, EvS }, 0 },
2675   { "movD",             { Sv, Sw }, 0 },
2676   { MOD_TABLE (MOD_8D) },
2677   { "movD",             { Sw, Sv }, 0 },
2678   { REG_TABLE (REG_8F) },
2679   /* 90 */
2680   { PREFIX_TABLE (PREFIX_90) },
2681   { "xchgS",            { RMeCX, eAX }, 0 },
2682   { "xchgS",            { RMeDX, eAX }, 0 },
2683   { "xchgS",            { RMeBX, eAX }, 0 },
2684   { "xchgS",            { RMeSP, eAX }, 0 },
2685   { "xchgS",            { RMeBP, eAX }, 0 },
2686   { "xchgS",            { RMeSI, eAX }, 0 },
2687   { "xchgS",            { RMeDI, eAX }, 0 },
2688   /* 98 */
2689   { "cW{t|}R",          { XX }, 0 },
2690   { "cR{t|}O",          { XX }, 0 },
2691   { X86_64_TABLE (X86_64_9A) },
2692   { Bad_Opcode },       /* fwait */
2693   { "pushfT",           { XX }, 0 },
2694   { "popfT",            { XX }, 0 },
2695   { "sahf",             { XX }, 0 },
2696   { "lahf",             { XX }, 0 },
2697   /* a0 */
2698   { "mov%LB",           { AL, Ob }, 0 },
2699   { "mov%LS",           { eAX, Ov }, 0 },
2700   { "mov%LB",           { Ob, AL }, 0 },
2701   { "mov%LS",           { Ov, eAX }, 0 },
2702   { "movs{b|}",         { Ybr, Xb }, 0 },
2703   { "movs{R|}",         { Yvr, Xv }, 0 },
2704   { "cmps{b|}",         { Xb, Yb }, 0 },
2705   { "cmps{R|}",         { Xv, Yv }, 0 },
2706   /* a8 */
2707   { "testB",            { AL, Ib }, 0 },
2708   { "testS",            { eAX, Iv }, 0 },
2709   { "stosB",            { Ybr, AL }, 0 },
2710   { "stosS",            { Yvr, eAX }, 0 },
2711   { "lodsB",            { ALr, Xb }, 0 },
2712   { "lodsS",            { eAXr, Xv }, 0 },
2713   { "scasB",            { AL, Yb }, 0 },
2714   { "scasS",            { eAX, Yv }, 0 },
2715   /* b0 */
2716   { "movB",             { RMAL, Ib }, 0 },
2717   { "movB",             { RMCL, Ib }, 0 },
2718   { "movB",             { RMDL, Ib }, 0 },
2719   { "movB",             { RMBL, Ib }, 0 },
2720   { "movB",             { RMAH, Ib }, 0 },
2721   { "movB",             { RMCH, Ib }, 0 },
2722   { "movB",             { RMDH, Ib }, 0 },
2723   { "movB",             { RMBH, Ib }, 0 },
2724   /* b8 */
2725   { "mov%LV",           { RMeAX, Iv64 }, 0 },
2726   { "mov%LV",           { RMeCX, Iv64 }, 0 },
2727   { "mov%LV",           { RMeDX, Iv64 }, 0 },
2728   { "mov%LV",           { RMeBX, Iv64 }, 0 },
2729   { "mov%LV",           { RMeSP, Iv64 }, 0 },
2730   { "mov%LV",           { RMeBP, Iv64 }, 0 },
2731   { "mov%LV",           { RMeSI, Iv64 }, 0 },
2732   { "mov%LV",           { RMeDI, Iv64 }, 0 },
2733   /* c0 */
2734   { REG_TABLE (REG_C0) },
2735   { REG_TABLE (REG_C1) },
2736   { "retT",             { Iw, BND }, 0 },
2737   { "retT",             { BND }, 0 },
2738   { X86_64_TABLE (X86_64_C4) },
2739   { X86_64_TABLE (X86_64_C5) },
2740   { REG_TABLE (REG_C6) },
2741   { REG_TABLE (REG_C7) },
2742   /* c8 */
2743   { "enterT",           { Iw, Ib }, 0 },
2744   { "leaveT",           { XX }, 0 },
2745   { "Jret{|f}P",        { Iw }, 0 },
2746   { "Jret{|f}P",        { XX }, 0 },
2747   { "int3",             { XX }, 0 },
2748   { "int",              { Ib }, 0 },
2749   { X86_64_TABLE (X86_64_CE) },
2750   { "iret%LP",          { XX }, 0 },
2751   /* d0 */
2752   { REG_TABLE (REG_D0) },
2753   { REG_TABLE (REG_D1) },
2754   { REG_TABLE (REG_D2) },
2755   { REG_TABLE (REG_D3) },
2756   { X86_64_TABLE (X86_64_D4) },
2757   { X86_64_TABLE (X86_64_D5) },
2758   { Bad_Opcode },
2759   { "xlat",             { DSBX }, 0 },
2760   /* d8 */
2761   { FLOAT },
2762   { FLOAT },
2763   { FLOAT },
2764   { FLOAT },
2765   { FLOAT },
2766   { FLOAT },
2767   { FLOAT },
2768   { FLOAT },
2769   /* e0 */
2770   { "loopneFH",         { Jb, XX, loop_jcxz_flag }, 0 },
2771   { "loopeFH",          { Jb, XX, loop_jcxz_flag }, 0 },
2772   { "loopFH",           { Jb, XX, loop_jcxz_flag }, 0 },
2773   { "jEcxzH",           { Jb, XX, loop_jcxz_flag }, 0 },
2774   { "inB",              { AL, Ib }, 0 },
2775   { "inG",              { zAX, Ib }, 0 },
2776   { "outB",             { Ib, AL }, 0 },
2777   { "outG",             { Ib, zAX }, 0 },
2778   /* e8 */
2779   { X86_64_TABLE (X86_64_E8) },
2780   { X86_64_TABLE (X86_64_E9) },
2781   { X86_64_TABLE (X86_64_EA) },
2782   { "jmp",              { Jb, BND }, 0 },
2783   { "inB",              { AL, indirDX }, 0 },
2784   { "inG",              { zAX, indirDX }, 0 },
2785   { "outB",             { indirDX, AL }, 0 },
2786   { "outG",             { indirDX, zAX }, 0 },
2787   /* f0 */
2788   { Bad_Opcode },       /* lock prefix */
2789   { "icebp",            { XX }, 0 },
2790   { Bad_Opcode },       /* repne */
2791   { Bad_Opcode },       /* repz */
2792   { "hlt",              { XX }, 0 },
2793   { "cmc",              { XX }, 0 },
2794   { REG_TABLE (REG_F6) },
2795   { REG_TABLE (REG_F7) },
2796   /* f8 */
2797   { "clc",              { XX }, 0 },
2798   { "stc",              { XX }, 0 },
2799   { "cli",              { XX }, 0 },
2800   { "sti",              { XX }, 0 },
2801   { "cld",              { XX }, 0 },
2802   { "std",              { XX }, 0 },
2803   { REG_TABLE (REG_FE) },
2804   { REG_TABLE (REG_FF) },
2805 };
2806
2807 static const struct dis386 dis386_twobyte[] = {
2808   /* 00 */
2809   { REG_TABLE (REG_0F00 ) },
2810   { REG_TABLE (REG_0F01 ) },
2811   { "larS",             { Gv, Ew }, 0 },
2812   { "lslS",             { Gv, Ew }, 0 },
2813   { Bad_Opcode },
2814   { "syscall",          { XX }, 0 },
2815   { "clts",             { XX }, 0 },
2816   { "sysret%LP",                { XX }, 0 },
2817   /* 08 */
2818   { "invd",             { XX }, 0 },
2819   { "wbinvd",           { XX }, 0 },
2820   { Bad_Opcode },
2821   { "ud2",              { XX }, 0 },
2822   { Bad_Opcode },
2823   { REG_TABLE (REG_0F0D) },
2824   { "femms",            { XX }, 0 },
2825   { "",                 { MX, EM, OPSUF }, 0 }, /* See OP_3DNowSuffix.  */
2826   /* 10 */
2827   { PREFIX_TABLE (PREFIX_0F10) },
2828   { PREFIX_TABLE (PREFIX_0F11) },
2829   { PREFIX_TABLE (PREFIX_0F12) },
2830   { MOD_TABLE (MOD_0F13) },
2831   { "unpcklpX",         { XM, EXx }, PREFIX_OPCODE },
2832   { "unpckhpX",         { XM, EXx }, PREFIX_OPCODE },
2833   { PREFIX_TABLE (PREFIX_0F16) },
2834   { MOD_TABLE (MOD_0F17) },
2835   /* 18 */
2836   { REG_TABLE (REG_0F18) },
2837   { "nopQ",             { Ev }, 0 },
2838   { PREFIX_TABLE (PREFIX_0F1A) },
2839   { PREFIX_TABLE (PREFIX_0F1B) },
2840   { "nopQ",             { Ev }, 0 },
2841   { "nopQ",             { Ev }, 0 },
2842   { "nopQ",             { Ev }, 0 },
2843   { "nopQ",             { Ev }, 0 },
2844   /* 20 */
2845   { "movZ",             { Rm, Cm }, 0 },
2846   { "movZ",             { Rm, Dm }, 0 },
2847   { "movZ",             { Cm, Rm }, 0 },
2848   { "movZ",             { Dm, Rm }, 0 },
2849   { MOD_TABLE (MOD_0F24) },
2850   { Bad_Opcode },
2851   { MOD_TABLE (MOD_0F26) },
2852   { Bad_Opcode },
2853   /* 28 */
2854   { "movapX",           { XM, EXx }, PREFIX_OPCODE },
2855   { "movapX",           { EXxS, XM }, PREFIX_OPCODE },
2856   { PREFIX_TABLE (PREFIX_0F2A) },
2857   { PREFIX_TABLE (PREFIX_0F2B) },
2858   { PREFIX_TABLE (PREFIX_0F2C) },
2859   { PREFIX_TABLE (PREFIX_0F2D) },
2860   { PREFIX_TABLE (PREFIX_0F2E) },
2861   { PREFIX_TABLE (PREFIX_0F2F) },
2862   /* 30 */
2863   { "wrmsr",            { XX }, 0 },
2864   { "rdtsc",            { XX }, 0 },
2865   { "rdmsr",            { XX }, 0 },
2866   { "rdpmc",            { XX }, 0 },
2867   { "sysenter",         { XX }, 0 },
2868   { "sysexit",          { XX }, 0 },
2869   { Bad_Opcode },
2870   { "getsec",           { XX }, 0 },
2871   /* 38 */
2872   { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F38, PREFIX_OPCODE) },
2873   { Bad_Opcode },
2874   { THREE_BYTE_TABLE_PREFIX (THREE_BYTE_0F3A, PREFIX_OPCODE) },
2875   { Bad_Opcode },
2876   { Bad_Opcode },
2877   { Bad_Opcode },
2878   { Bad_Opcode },
2879   { Bad_Opcode },
2880   /* 40 */
2881   { "cmovoS",           { Gv, Ev }, 0 },
2882   { "cmovnoS",          { Gv, Ev }, 0 },
2883   { "cmovbS",           { Gv, Ev }, 0 },
2884   { "cmovaeS",          { Gv, Ev }, 0 },
2885   { "cmoveS",           { Gv, Ev }, 0 },
2886   { "cmovneS",          { Gv, Ev }, 0 },
2887   { "cmovbeS",          { Gv, Ev }, 0 },
2888   { "cmovaS",           { Gv, Ev }, 0 },
2889   /* 48 */
2890   { "cmovsS",           { Gv, Ev }, 0 },
2891   { "cmovnsS",          { Gv, Ev }, 0 },
2892   { "cmovpS",           { Gv, Ev }, 0 },
2893   { "cmovnpS",          { Gv, Ev }, 0 },
2894   { "cmovlS",           { Gv, Ev }, 0 },
2895   { "cmovgeS",          { Gv, Ev }, 0 },
2896   { "cmovleS",          { Gv, Ev }, 0 },
2897   { "cmovgS",           { Gv, Ev }, 0 },
2898   /* 50 */
2899   { MOD_TABLE (MOD_0F51) },
2900   { PREFIX_TABLE (PREFIX_0F51) },
2901   { PREFIX_TABLE (PREFIX_0F52) },
2902   { PREFIX_TABLE (PREFIX_0F53) },
2903   { "andpX",            { XM, EXx }, PREFIX_OPCODE },
2904   { "andnpX",           { XM, EXx }, PREFIX_OPCODE },
2905   { "orpX",             { XM, EXx }, PREFIX_OPCODE },
2906   { "xorpX",            { XM, EXx }, PREFIX_OPCODE },
2907   /* 58 */
2908   { PREFIX_TABLE (PREFIX_0F58) },
2909   { PREFIX_TABLE (PREFIX_0F59) },
2910   { PREFIX_TABLE (PREFIX_0F5A) },
2911   { PREFIX_TABLE (PREFIX_0F5B) },
2912   { PREFIX_TABLE (PREFIX_0F5C) },
2913   { PREFIX_TABLE (PREFIX_0F5D) },
2914   { PREFIX_TABLE (PREFIX_0F5E) },
2915   { PREFIX_TABLE (PREFIX_0F5F) },
2916   /* 60 */
2917   { PREFIX_TABLE (PREFIX_0F60) },
2918   { PREFIX_TABLE (PREFIX_0F61) },
2919   { PREFIX_TABLE (PREFIX_0F62) },
2920   { "packsswb",         { MX, EM }, PREFIX_OPCODE },
2921   { "pcmpgtb",          { MX, EM }, PREFIX_OPCODE },
2922   { "pcmpgtw",          { MX, EM }, PREFIX_OPCODE },
2923   { "pcmpgtd",          { MX, EM }, PREFIX_OPCODE },
2924   { "packuswb",         { MX, EM }, PREFIX_OPCODE },
2925   /* 68 */
2926   { "punpckhbw",        { MX, EM }, PREFIX_OPCODE },
2927   { "punpckhwd",        { MX, EM }, PREFIX_OPCODE },
2928   { "punpckhdq",        { MX, EM }, PREFIX_OPCODE },
2929   { "packssdw",         { MX, EM }, PREFIX_OPCODE },
2930   { PREFIX_TABLE (PREFIX_0F6C) },
2931   { PREFIX_TABLE (PREFIX_0F6D) },
2932   { "movK",             { MX, Edq }, PREFIX_OPCODE },
2933   { PREFIX_TABLE (PREFIX_0F6F) },
2934   /* 70 */
2935   { PREFIX_TABLE (PREFIX_0F70) },
2936   { REG_TABLE (REG_0F71) },
2937   { REG_TABLE (REG_0F72) },
2938   { REG_TABLE (REG_0F73) },
2939   { "pcmpeqb",          { MX, EM }, PREFIX_OPCODE },
2940   { "pcmpeqw",          { MX, EM }, PREFIX_OPCODE },
2941   { "pcmpeqd",          { MX, EM }, PREFIX_OPCODE },
2942   { "emms",             { XX }, PREFIX_OPCODE },
2943   /* 78 */
2944   { PREFIX_TABLE (PREFIX_0F78) },
2945   { PREFIX_TABLE (PREFIX_0F79) },
2946   { THREE_BYTE_TABLE (THREE_BYTE_0F7A) },
2947   { Bad_Opcode },
2948   { PREFIX_TABLE (PREFIX_0F7C) },
2949   { PREFIX_TABLE (PREFIX_0F7D) },
2950   { PREFIX_TABLE (PREFIX_0F7E) },
2951   { PREFIX_TABLE (PREFIX_0F7F) },
2952   /* 80 */
2953   { "joH",              { Jv, BND, cond_jump_flag }, 0 },
2954   { "jnoH",             { Jv, BND, cond_jump_flag }, 0 },
2955   { "jbH",              { Jv, BND, cond_jump_flag }, 0 },
2956   { "jaeH",             { Jv, BND, cond_jump_flag }, 0 },
2957   { "jeH",              { Jv, BND, cond_jump_flag }, 0 },
2958   { "jneH",             { Jv, BND, cond_jump_flag }, 0 },
2959   { "jbeH",             { Jv, BND, cond_jump_flag }, 0 },
2960   { "jaH",              { Jv, BND, cond_jump_flag }, 0 },
2961   /* 88 */
2962   { "jsH",              { Jv, BND, cond_jump_flag }, 0 },
2963   { "jnsH",             { Jv, BND, cond_jump_flag }, 0 },
2964   { "jpH",              { Jv, BND, cond_jump_flag }, 0 },
2965   { "jnpH",             { Jv, BND, cond_jump_flag }, 0 },
2966   { "jlH",              { Jv, BND, cond_jump_flag }, 0 },
2967   { "jgeH",             { Jv, BND, cond_jump_flag }, 0 },
2968   { "jleH",             { Jv, BND, cond_jump_flag }, 0 },
2969   { "jgH",              { Jv, BND, cond_jump_flag }, 0 },
2970   /* 90 */
2971   { "seto",             { Eb }, 0 },
2972   { "setno",            { Eb }, 0 },
2973   { "setb",             { Eb }, 0 },
2974   { "setae",            { Eb }, 0 },
2975   { "sete",             { Eb }, 0 },
2976   { "setne",            { Eb }, 0 },
2977   { "setbe",            { Eb }, 0 },
2978   { "seta",             { Eb }, 0 },
2979   /* 98 */
2980   { "sets",             { Eb }, 0 },
2981   { "setns",            { Eb }, 0 },
2982   { "setp",             { Eb }, 0 },
2983   { "setnp",            { Eb }, 0 },
2984   { "setl",             { Eb }, 0 },
2985   { "setge",            { Eb }, 0 },
2986   { "setle",            { Eb }, 0 },
2987   { "setg",             { Eb }, 0 },
2988   /* a0 */
2989   { "pushT",            { fs }, 0 },
2990   { "popT",             { fs }, 0 },
2991   { "cpuid",            { XX }, 0 },
2992   { "btS",              { Ev, Gv }, 0 },
2993   { "shldS",            { Ev, Gv, Ib }, 0 },
2994   { "shldS",            { Ev, Gv, CL }, 0 },
2995   { REG_TABLE (REG_0FA6) },
2996   { REG_TABLE (REG_0FA7) },
2997   /* a8 */
2998   { "pushT",            { gs }, 0 },
2999   { "popT",             { gs }, 0 },
3000   { "rsm",              { XX }, 0 },
3001   { "btsS",             { Evh1, Gv }, 0 },
3002   { "shrdS",            { Ev, Gv, Ib }, 0 },
3003   { "shrdS",            { Ev, Gv, CL }, 0 },
3004   { REG_TABLE (REG_0FAE) },
3005   { "imulS",            { Gv, Ev }, 0 },
3006   /* b0 */
3007   { "cmpxchgB",         { Ebh1, Gb }, 0 },
3008   { "cmpxchgS",         { Evh1, Gv }, 0 },
3009   { MOD_TABLE (MOD_0FB2) },
3010   { "btrS",             { Evh1, Gv }, 0 },
3011   { MOD_TABLE (MOD_0FB4) },
3012   { MOD_TABLE (MOD_0FB5) },
3013   { "movz{bR|x}",       { Gv, Eb }, 0 },
3014   { "movz{wR|x}",       { Gv, Ew }, 0 }, /* yes, there really is movzww ! */
3015   /* b8 */
3016   { PREFIX_TABLE (PREFIX_0FB8) },
3017   { "ud1",              { XX }, 0 },
3018   { REG_TABLE (REG_0FBA) },
3019   { "btcS",             { Evh1, Gv }, 0 },
3020   { PREFIX_TABLE (PREFIX_0FBC) },
3021   { PREFIX_TABLE (PREFIX_0FBD) },
3022   { "movs{bR|x}",       { Gv, Eb }, 0 },
3023   { "movs{wR|x}",       { Gv, Ew }, 0 }, /* yes, there really is movsww ! */
3024   /* c0 */
3025   { "xaddB",            { Ebh1, Gb }, 0 },
3026   { "xaddS",            { Evh1, Gv }, 0 },
3027   { PREFIX_TABLE (PREFIX_0FC2) },
3028   { MOD_TABLE (MOD_0FC3) },
3029   { "pinsrw",           { MX, Edqw, Ib }, PREFIX_OPCODE },
3030   { "pextrw",           { Gdq, MS, Ib }, PREFIX_OPCODE },
3031   { "shufpX",           { XM, EXx, Ib }, PREFIX_OPCODE },
3032   { REG_TABLE (REG_0FC7) },
3033   /* c8 */
3034   { "bswap",            { RMeAX }, 0 },
3035   { "bswap",            { RMeCX }, 0 },
3036   { "bswap",            { RMeDX }, 0 },
3037   { "bswap",            { RMeBX }, 0 },
3038   { "bswap",            { RMeSP }, 0 },
3039   { "bswap",            { RMeBP }, 0 },
3040   { "bswap",            { RMeSI }, 0 },
3041   { "bswap",            { RMeDI }, 0 },
3042   /* d0 */
3043   { PREFIX_TABLE (PREFIX_0FD0) },
3044   { "psrlw",            { MX, EM }, PREFIX_OPCODE },
3045   { "psrld",            { MX, EM }, PREFIX_OPCODE },
3046   { "psrlq",            { MX, EM }, PREFIX_OPCODE },
3047   { "paddq",            { MX, EM }, PREFIX_OPCODE },
3048   { "pmullw",           { MX, EM }, PREFIX_OPCODE },
3049   { PREFIX_TABLE (PREFIX_0FD6) },
3050   { MOD_TABLE (MOD_0FD7) },
3051   /* d8 */
3052   { "psubusb",          { MX, EM }, PREFIX_OPCODE },
3053   { "psubusw",          { MX, EM }, PREFIX_OPCODE },
3054   { "pminub",           { MX, EM }, PREFIX_OPCODE },
3055   { "pand",             { MX, EM }, PREFIX_OPCODE },
3056   { "paddusb",          { MX, EM }, PREFIX_OPCODE },
3057   { "paddusw",          { MX, EM }, PREFIX_OPCODE },
3058   { "pmaxub",           { MX, EM }, PREFIX_OPCODE },
3059   { "pandn",            { MX, EM }, PREFIX_OPCODE },
3060   /* e0 */
3061   { "pavgb",            { MX, EM }, PREFIX_OPCODE },
3062   { "psraw",            { MX, EM }, PREFIX_OPCODE },
3063   { "psrad",            { MX, EM }, PREFIX_OPCODE },
3064   { "pavgw",            { MX, EM }, PREFIX_OPCODE },
3065   { "pmulhuw",          { MX, EM }, PREFIX_OPCODE },
3066   { "pmulhw",           { MX, EM }, PREFIX_OPCODE },
3067   { PREFIX_TABLE (PREFIX_0FE6) },
3068   { PREFIX_TABLE (PREFIX_0FE7) },
3069   /* e8 */
3070   { "psubsb",           { MX, EM }, PREFIX_OPCODE },
3071   { "psubsw",           { MX, EM }, PREFIX_OPCODE },
3072   { "pminsw",           { MX, EM }, PREFIX_OPCODE },
3073   { "por",              { MX, EM }, PREFIX_OPCODE },
3074   { "paddsb",           { MX, EM }, PREFIX_OPCODE },
3075   { "paddsw",           { MX, EM }, PREFIX_OPCODE },
3076   { "pmaxsw",           { MX, EM }, PREFIX_OPCODE },
3077   { "pxor",             { MX, EM }, PREFIX_OPCODE },
3078   /* f0 */
3079   { PREFIX_TABLE (PREFIX_0FF0) },
3080   { "psllw",            { MX, EM }, PREFIX_OPCODE },
3081   { "pslld",            { MX, EM }, PREFIX_OPCODE },
3082   { "psllq",            { MX, EM }, PREFIX_OPCODE },
3083   { "pmuludq",          { MX, EM }, PREFIX_OPCODE },
3084   { "pmaddwd",          { MX, EM }, PREFIX_OPCODE },
3085   { "psadbw",           { MX, EM }, PREFIX_OPCODE },
3086   { PREFIX_TABLE (PREFIX_0FF7) },
3087   /* f8 */
3088   { "psubb",            { MX, EM }, PREFIX_OPCODE },
3089   { "psubw",            { MX, EM }, PREFIX_OPCODE },
3090   { "psubd",            { MX, EM }, PREFIX_OPCODE },
3091   { "psubq",            { MX, EM }, PREFIX_OPCODE },
3092   { "paddb",            { MX, EM }, PREFIX_OPCODE },
3093   { "paddw",            { MX, EM }, PREFIX_OPCODE },
3094   { "paddd",            { MX, EM }, PREFIX_OPCODE },
3095   { Bad_Opcode },
3096 };
3097
3098 static const unsigned char onebyte_has_modrm[256] = {
3099   /*       0 1 2 3 4 5 6 7 8 9 a b c d e f        */
3100   /*       -------------------------------        */
3101   /* 00 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 00 */
3102   /* 10 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 10 */
3103   /* 20 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 20 */
3104   /* 30 */ 1,1,1,1,0,0,0,0,1,1,1,1,0,0,0,0, /* 30 */
3105   /* 40 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 40 */
3106   /* 50 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 50 */
3107   /* 60 */ 0,0,1,1,0,0,0,0,0,1,0,1,0,0,0,0, /* 60 */
3108   /* 70 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 70 */
3109   /* 80 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 80 */
3110   /* 90 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 90 */
3111   /* a0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* a0 */
3112   /* b0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* b0 */
3113   /* c0 */ 1,1,0,0,1,1,1,1,0,0,0,0,0,0,0,0, /* c0 */
3114   /* d0 */ 1,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1, /* d0 */
3115   /* e0 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* e0 */
3116   /* f0 */ 0,0,0,0,0,0,1,1,0,0,0,0,0,0,1,1  /* f0 */
3117   /*       -------------------------------        */
3118   /*       0 1 2 3 4 5 6 7 8 9 a b c d e f        */
3119 };
3120
3121 static const unsigned char twobyte_has_modrm[256] = {
3122   /*       0 1 2 3 4 5 6 7 8 9 a b c d e f        */
3123   /*       -------------------------------        */
3124   /* 00 */ 1,1,1,1,0,0,0,0,0,0,0,0,0,1,0,1, /* 0f */
3125   /* 10 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 1f */
3126   /* 20 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 2f */
3127   /* 30 */ 0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0, /* 3f */
3128   /* 40 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 4f */
3129   /* 50 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 5f */
3130   /* 60 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 6f */
3131   /* 70 */ 1,1,1,1,1,1,1,0,1,1,1,1,1,1,1,1, /* 7f */
3132   /* 80 */ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0, /* 8f */
3133   /* 90 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* 9f */
3134   /* a0 */ 0,0,0,1,1,1,1,1,0,0,0,1,1,1,1,1, /* af */
3135   /* b0 */ 1,1,1,1,1,1,1,1,1,0,1,1,1,1,1,1, /* bf */
3136   /* c0 */ 1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0, /* cf */
3137   /* d0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* df */
3138   /* e0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, /* ef */
3139   /* f0 */ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0  /* ff */
3140   /*       -------------------------------        */
3141   /*       0 1 2 3 4 5 6 7 8 9 a b c d e f        */
3142 };
3143
3144 static char obuf[100];
3145 static char *obufp;
3146 static char *mnemonicendp;
3147 static char scratchbuf[100];
3148 static unsigned char *start_codep;
3149 static unsigned char *insn_codep;
3150 static unsigned char *codep;
3151 static unsigned char *end_codep;
3152 static int last_lock_prefix;
3153 static int last_repz_prefix;
3154 static int last_repnz_prefix;
3155 static int last_data_prefix;
3156 static int last_addr_prefix;
3157 static int last_rex_prefix;
3158 static int last_seg_prefix;
3159 static int fwait_prefix;
3160 /* The active segment register prefix.  */
3161 static int active_seg_prefix;
3162 #define MAX_CODE_LENGTH 15
3163 /* We can up to 14 prefixes since the maximum instruction length is
3164    15bytes.  */
3165 static int all_prefixes[MAX_CODE_LENGTH - 1];
3166 static disassemble_info *the_info;
3167 static struct
3168   {
3169     int mod;
3170     int reg;
3171     int rm;
3172   }
3173 modrm;
3174 static unsigned char need_modrm;
3175 static struct
3176   {
3177     int scale;
3178     int index;
3179     int base;
3180   }
3181 sib;
3182 static struct
3183   {
3184     int register_specifier;
3185     int length;
3186     int prefix;
3187     int w;
3188     int evex;
3189     int r;
3190     int v;
3191     int mask_register_specifier;
3192     int zeroing;
3193     int ll;
3194     int b;
3195   }
3196 vex;
3197 static unsigned char need_vex;
3198 static unsigned char need_vex_reg;
3199 static unsigned char vex_w_done;
3200
3201 struct op
3202   {
3203     const char *name;
3204     unsigned int len;
3205   };
3206
3207 /* If we are accessing mod/rm/reg without need_modrm set, then the
3208    values are stale.  Hitting this abort likely indicates that you
3209    need to update onebyte_has_modrm or twobyte_has_modrm.  */
3210 #define MODRM_CHECK  if (!need_modrm) abort ()
3211
3212 static const char **names64;
3213 static const char **names32;
3214 static const char **names16;
3215 static const char **names8;
3216 static const char **names8rex;
3217 static const char **names_seg;
3218 static const char *index64;
3219 static const char *index32;
3220 static const char **index16;
3221 static const char **names_bnd;
3222
3223 static const char *intel_names64[] = {
3224   "rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
3225   "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
3226 };
3227 static const char *intel_names32[] = {
3228   "eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi",
3229   "r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d"
3230 };
3231 static const char *intel_names16[] = {
3232   "ax", "cx", "dx", "bx", "sp", "bp", "si", "di",
3233   "r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w"
3234 };
3235 static const char *intel_names8[] = {
3236   "al", "cl", "dl", "bl", "ah", "ch", "dh", "bh",
3237 };
3238 static const char *intel_names8rex[] = {
3239   "al", "cl", "dl", "bl", "spl", "bpl", "sil", "dil",
3240   "r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b"
3241 };
3242 static const char *intel_names_seg[] = {
3243   "es", "cs", "ss", "ds", "fs", "gs", "?", "?",
3244 };
3245 static const char *intel_index64 = "riz";
3246 static const char *intel_index32 = "eiz";
3247 static const char *intel_index16[] = {
3248   "bx+si", "bx+di", "bp+si", "bp+di", "si", "di", "bp", "bx"
3249 };
3250
3251 static const char *att_names64[] = {
3252   "%rax", "%rcx", "%rdx", "%rbx", "%rsp", "%rbp", "%rsi", "%rdi",
3253   "%r8", "%r9", "%r10", "%r11", "%r12", "%r13", "%r14", "%r15"
3254 };
3255 static const char *att_names32[] = {
3256   "%eax", "%ecx", "%edx", "%ebx", "%esp", "%ebp", "%esi", "%edi",
3257   "%r8d", "%r9d", "%r10d", "%r11d", "%r12d", "%r13d", "%r14d", "%r15d"
3258 };
3259 static const char *att_names16[] = {
3260   "%ax", "%cx", "%dx", "%bx", "%sp", "%bp", "%si", "%di",
3261   "%r8w", "%r9w", "%r10w", "%r11w", "%r12w", "%r13w", "%r14w", "%r15w"
3262 };
3263 static const char *att_names8[] = {
3264   "%al", "%cl", "%dl", "%bl", "%ah", "%ch", "%dh", "%bh",
3265 };
3266 static const char *att_names8rex[] = {
3267   "%al", "%cl", "%dl", "%bl", "%spl", "%bpl", "%sil", "%dil",
3268   "%r8b", "%r9b", "%r10b", "%r11b", "%r12b", "%r13b", "%r14b", "%r15b"
3269 };
3270 static const char *att_names_seg[] = {
3271   "%es", "%cs", "%ss", "%ds", "%fs", "%gs", "%?", "%?",
3272 };
3273 static const char *att_index64 = "%riz";
3274 static const char *att_index32 = "%eiz";
3275 static const char *att_index16[] = {
3276   "%bx,%si", "%bx,%di", "%bp,%si", "%bp,%di", "%si", "%di", "%bp", "%bx"
3277 };
3278
3279 static const char **names_mm;
3280 static const char *intel_names_mm[] = {
3281   "mm0", "mm1", "mm2", "mm3",
3282   "mm4", "mm5", "mm6", "mm7"
3283 };
3284 static const char *att_names_mm[] = {
3285   "%mm0", "%mm1", "%mm2", "%mm3",
3286   "%mm4", "%mm5", "%mm6", "%mm7"
3287 };
3288
3289 static const char *intel_names_bnd[] = {
3290   "bnd0", "bnd1", "bnd2", "bnd3"
3291 };
3292
3293 static const char *att_names_bnd[] = {
3294   "%bnd0", "%bnd1", "%bnd2", "%bnd3"
3295 };
3296
3297 static const char **names_xmm;
3298 static const char *intel_names_xmm[] = {
3299   "xmm0", "xmm1", "xmm2", "xmm3",
3300   "xmm4", "xmm5", "xmm6", "xmm7",
3301   "xmm8", "xmm9", "xmm10", "xmm11",
3302   "xmm12", "xmm13", "xmm14", "xmm15",
3303   "xmm16", "xmm17", "xmm18", "xmm19",
3304   "xmm20", "xmm21", "xmm22", "xmm23",
3305   "xmm24", "xmm25", "xmm26", "xmm27",
3306   "xmm28", "xmm29", "xmm30", "xmm31"
3307 };
3308 static const char *att_names_xmm[] = {
3309   "%xmm0", "%xmm1", "%xmm2", "%xmm3",
3310   "%xmm4", "%xmm5", "%xmm6", "%xmm7",
3311   "%xmm8", "%xmm9", "%xmm10", "%xmm11",
3312   "%xmm12", "%xmm13", "%xmm14", "%xmm15",
3313   "%xmm16", "%xmm17", "%xmm18", "%xmm19",
3314   "%xmm20", "%xmm21", "%xmm22", "%xmm23",
3315   "%xmm24", "%xmm25", "%xmm26", "%xmm27",
3316   "%xmm28", "%xmm29", "%xmm30", "%xmm31"
3317 };
3318
3319 static const char **names_ymm;
3320 static const char *intel_names_ymm[] = {
3321   "ymm0", "ymm1", "ymm2", "ymm3",
3322   "ymm4", "ymm5", "ymm6", "ymm7",
3323   "ymm8", "ymm9", "ymm10", "ymm11",
3324   "ymm12", "ymm13", "ymm14", "ymm15",
3325   "ymm16", "ymm17", "ymm18", "ymm19",
3326   "ymm20", "ymm21", "ymm22", "ymm23",
3327   "ymm24", "ymm25", "ymm26", "ymm27",
3328   "ymm28", "ymm29", "ymm30", "ymm31"
3329 };
3330 static const char *att_names_ymm[] = {
3331   "%ymm0", "%ymm1", "%ymm2", "%ymm3",
3332   "%ymm4", "%ymm5", "%ymm6", "%ymm7",
3333   "%ymm8", "%ymm9", "%ymm10", "%ymm11",
3334   "%ymm12", "%ymm13", "%ymm14", "%ymm15",
3335   "%ymm16", "%ymm17", "%ymm18", "%ymm19",
3336   "%ymm20", "%ymm21", "%ymm22", "%ymm23",
3337   "%ymm24", "%ymm25", "%ymm26", "%ymm27",
3338   "%ymm28", "%ymm29", "%ymm30", "%ymm31"
3339 };
3340
3341 static const char **names_zmm;
3342 static const char *intel_names_zmm[] = {
3343   "zmm0", "zmm1", "zmm2", "zmm3",
3344   "zmm4", "zmm5", "zmm6", "zmm7",
3345   "zmm8", "zmm9", "zmm10", "zmm11",
3346   "zmm12", "zmm13", "zmm14", "zmm15",
3347   "zmm16", "zmm17", "zmm18", "zmm19",
3348   "zmm20", "zmm21", "zmm22", "zmm23",
3349   "zmm24", "zmm25", "zmm26", "zmm27",
3350   "zmm28", "zmm29", "zmm30", "zmm31"
3351 };
3352 static const char *att_names_zmm[] = {
3353   "%zmm0", "%zmm1", "%zmm2", "%zmm3",
3354   "%zmm4", "%zmm5", "%zmm6", "%zmm7",
3355   "%zmm8", "%zmm9", "%zmm10", "%zmm11",
3356   "%zmm12", "%zmm13", "%zmm14", "%zmm15",
3357   "%zmm16", "%zmm17", "%zmm18", "%zmm19",
3358   "%zmm20", "%zmm21", "%zmm22", "%zmm23",
3359   "%zmm24", "%zmm25", "%zmm26", "%zmm27",
3360   "%zmm28", "%zmm29", "%zmm30", "%zmm31"
3361 };
3362
3363 static const char **names_mask;
3364 static const char *intel_names_mask[] = {
3365   "k0", "k1", "k2", "k3", "k4", "k5", "k6", "k7"
3366 };
3367 static const char *att_names_mask[] = {
3368   "%k0", "%k1", "%k2", "%k3", "%k4", "%k5", "%k6", "%k7"
3369 };
3370
3371 static const char *names_rounding[] =
3372 {
3373   "{rn-sae}",
3374   "{rd-sae}",
3375   "{ru-sae}",
3376   "{rz-sae}"
3377 };
3378
3379 static const struct dis386 reg_table[][8] = {
3380   /* REG_80 */
3381   {
3382     { "addA",   { Ebh1, Ib }, 0 },
3383     { "orA",    { Ebh1, Ib }, 0 },
3384     { "adcA",   { Ebh1, Ib }, 0 },
3385     { "sbbA",   { Ebh1, Ib }, 0 },
3386     { "andA",   { Ebh1, Ib }, 0 },
3387     { "subA",   { Ebh1, Ib }, 0 },
3388     { "xorA",   { Ebh1, Ib }, 0 },
3389     { "cmpA",   { Eb, Ib }, 0 },
3390   },
3391   /* REG_81 */
3392   {
3393     { "addQ",   { Evh1, Iv }, 0 },
3394     { "orQ",    { Evh1, Iv }, 0 },
3395     { "adcQ",   { Evh1, Iv }, 0 },
3396     { "sbbQ",   { Evh1, Iv }, 0 },
3397     { "andQ",   { Evh1, Iv }, 0 },
3398     { "subQ",   { Evh1, Iv }, 0 },
3399     { "xorQ",   { Evh1, Iv }, 0 },
3400     { "cmpQ",   { Ev, Iv }, 0 },
3401   },
3402   /* REG_82 */
3403   {
3404     { "addQ",   { Evh1, sIb }, 0 },
3405     { "orQ",    { Evh1, sIb }, 0 },
3406     { "adcQ",   { Evh1, sIb }, 0 },
3407     { "sbbQ",   { Evh1, sIb }, 0 },
3408     { "andQ",   { Evh1, sIb }, 0 },
3409     { "subQ",   { Evh1, sIb }, 0 },
3410     { "xorQ",   { Evh1, sIb }, 0 },
3411     { "cmpQ",   { Ev, sIb }, 0 },
3412   },
3413   /* REG_8F */
3414   {
3415     { "popU",   { stackEv }, 0 },
3416     { XOP_8F_TABLE (XOP_09) },
3417     { Bad_Opcode },
3418     { Bad_Opcode },
3419     { Bad_Opcode },
3420     { XOP_8F_TABLE (XOP_09) },
3421   },
3422   /* REG_C0 */
3423   {
3424     { "rolA",   { Eb, Ib }, 0 },
3425     { "rorA",   { Eb, Ib }, 0 },
3426     { "rclA",   { Eb, Ib }, 0 },
3427     { "rcrA",   { Eb, Ib }, 0 },
3428     { "shlA",   { Eb, Ib }, 0 },
3429     { "shrA",   { Eb, Ib }, 0 },
3430     { Bad_Opcode },
3431     { "sarA",   { Eb, Ib }, 0 },
3432   },
3433   /* REG_C1 */
3434   {
3435     { "rolQ",   { Ev, Ib }, 0 },
3436     { "rorQ",   { Ev, Ib }, 0 },
3437     { "rclQ",   { Ev, Ib }, 0 },
3438     { "rcrQ",   { Ev, Ib }, 0 },
3439     { "shlQ",   { Ev, Ib }, 0 },
3440     { "shrQ",   { Ev, Ib }, 0 },
3441     { Bad_Opcode },
3442     { "sarQ",   { Ev, Ib }, 0 },
3443   },
3444   /* REG_C6 */
3445   {
3446     { "movA",   { Ebh3, Ib }, 0 },
3447     { Bad_Opcode },
3448     { Bad_Opcode },
3449     { Bad_Opcode },
3450     { Bad_Opcode },
3451     { Bad_Opcode },
3452     { Bad_Opcode },
3453     { MOD_TABLE (MOD_C6_REG_7) },
3454   },
3455   /* REG_C7 */
3456   {
3457     { "movQ",   { Evh3, Iv }, 0 },
3458     { Bad_Opcode },
3459     { Bad_Opcode },
3460     { Bad_Opcode },
3461     { Bad_Opcode },
3462     { Bad_Opcode },
3463     { Bad_Opcode },
3464     { MOD_TABLE (MOD_C7_REG_7) },
3465   },
3466   /* REG_D0 */
3467   {
3468     { "rolA",   { Eb, I1 }, 0 },
3469     { "rorA",   { Eb, I1 }, 0 },
3470     { "rclA",   { Eb, I1 }, 0 },
3471     { "rcrA",   { Eb, I1 }, 0 },
3472     { "shlA",   { Eb, I1 }, 0 },
3473     { "shrA",   { Eb, I1 }, 0 },
3474     { Bad_Opcode },
3475     { "sarA",   { Eb, I1 }, 0 },
3476   },
3477   /* REG_D1 */
3478   {
3479     { "rolQ",   { Ev, I1 }, 0 },
3480     { "rorQ",   { Ev, I1 }, 0 },
3481     { "rclQ",   { Ev, I1 }, 0 },
3482     { "rcrQ",   { Ev, I1 }, 0 },
3483     { "shlQ",   { Ev, I1 }, 0 },
3484     { "shrQ",   { Ev, I1 }, 0 },
3485     { Bad_Opcode },
3486     { "sarQ",   { Ev, I1 }, 0 },
3487   },
3488   /* REG_D2 */
3489   {
3490     { "rolA",   { Eb, CL }, 0 },
3491     { "rorA",   { Eb, CL }, 0 },
3492     { "rclA",   { Eb, CL }, 0 },
3493     { "rcrA",   { Eb, CL }, 0 },
3494     { "shlA",   { Eb, CL }, 0 },
3495     { "shrA",   { Eb, CL }, 0 },
3496     { Bad_Opcode },
3497     { "sarA",   { Eb, CL }, 0 },
3498   },
3499   /* REG_D3 */
3500   {
3501     { "rolQ",   { Ev, CL }, 0 },
3502     { "rorQ",   { Ev, CL }, 0 },
3503     { "rclQ",   { Ev, CL }, 0 },
3504     { "rcrQ",   { Ev, CL }, 0 },
3505     { "shlQ",   { Ev, CL }, 0 },
3506     { "shrQ",   { Ev, CL }, 0 },
3507     { Bad_Opcode },
3508     { "sarQ",   { Ev, CL }, 0 },
3509   },
3510   /* REG_F6 */
3511   {
3512     { "testA",  { Eb, Ib }, 0 },
3513     { Bad_Opcode },
3514     { "notA",   { Ebh1 }, 0 },
3515     { "negA",   { Ebh1 }, 0 },
3516     { "mulA",   { Eb }, 0 },    /* Don't print the implicit %al register,  */
3517     { "imulA",  { Eb }, 0 },    /* to distinguish these opcodes from other */
3518     { "divA",   { Eb }, 0 },    /* mul/imul opcodes.  Do the same for div  */
3519     { "idivA",  { Eb }, 0 },    /* and idiv for consistency.               */
3520   },
3521   /* REG_F7 */
3522   {
3523     { "testQ",  { Ev, Iv }, 0 },
3524     { Bad_Opcode },
3525     { "notQ",   { Evh1 }, 0 },
3526     { "negQ",   { Evh1 }, 0 },
3527     { "mulQ",   { Ev }, 0 },    /* Don't print the implicit register.  */
3528     { "imulQ",  { Ev }, 0 },
3529     { "divQ",   { Ev }, 0 },
3530     { "idivQ",  { Ev }, 0 },
3531   },
3532   /* REG_FE */
3533   {
3534     { "incA",   { Ebh1 }, 0 },
3535     { "decA",   { Ebh1 }, 0 },
3536   },
3537   /* REG_FF */
3538   {
3539     { "incQ",   { Evh1 }, 0 },
3540     { "decQ",   { Evh1 }, 0 },
3541     { "call{&|}", { indirEv, BND }, 0 },
3542     { MOD_TABLE (MOD_FF_REG_3) },
3543     { "jmp{&|}", { indirEv, BND }, 0 },
3544     { MOD_TABLE (MOD_FF_REG_5) },
3545     { "pushU",  { stackEv }, 0 },
3546     { Bad_Opcode },
3547   },
3548   /* REG_0F00 */
3549   {
3550     { "sldtD",  { Sv }, 0 },
3551     { "strD",   { Sv }, 0 },
3552     { "lldt",   { Ew }, 0 },
3553     { "ltr",    { Ew }, 0 },
3554     { "verr",   { Ew }, 0 },
3555     { "verw",   { Ew }, 0 },
3556     { Bad_Opcode },
3557     { Bad_Opcode },
3558   },
3559   /* REG_0F01 */
3560   {
3561     { MOD_TABLE (MOD_0F01_REG_0) },
3562     { MOD_TABLE (MOD_0F01_REG_1) },
3563     { MOD_TABLE (MOD_0F01_REG_2) },
3564     { MOD_TABLE (MOD_0F01_REG_3) },
3565     { "smswD",  { Sv }, 0 },
3566     { MOD_TABLE (MOD_0F01_REG_5) },
3567     { "lmsw",   { Ew }, 0 },
3568     { MOD_TABLE (MOD_0F01_REG_7) },
3569   },
3570   /* REG_0F0D */
3571   {
3572     { "prefetch",       { Mb }, 0 },
3573     { "prefetchw",      { Mb }, 0 },
3574     { "prefetchwt1",    { Mb }, 0 },
3575     { "prefetch",       { Mb }, 0 },
3576     { "prefetch",       { Mb }, 0 },
3577     { "prefetch",       { Mb }, 0 },
3578     { "prefetch",       { Mb }, 0 },
3579     { "prefetch",       { Mb }, 0 },
3580   },
3581   /* REG_0F18 */
3582   {
3583     { MOD_TABLE (MOD_0F18_REG_0) },
3584     { MOD_TABLE (MOD_0F18_REG_1) },
3585     { MOD_TABLE (MOD_0F18_REG_2) },
3586     { MOD_TABLE (MOD_0F18_REG_3) },
3587     { MOD_TABLE (MOD_0F18_REG_4) },
3588     { MOD_TABLE (MOD_0F18_REG_5) },
3589     { MOD_TABLE (MOD_0F18_REG_6) },
3590     { MOD_TABLE (MOD_0F18_REG_7) },
3591   },
3592   /* REG_0F71 */
3593   {
3594     { Bad_Opcode },
3595     { Bad_Opcode },
3596     { MOD_TABLE (MOD_0F71_REG_2) },
3597     { Bad_Opcode },
3598     { MOD_TABLE (MOD_0F71_REG_4) },
3599     { Bad_Opcode },
3600     { MOD_TABLE (MOD_0F71_REG_6) },
3601   },
3602   /* REG_0F72 */
3603   {
3604     { Bad_Opcode },
3605     { Bad_Opcode },
3606     { MOD_TABLE (MOD_0F72_REG_2) },
3607     { Bad_Opcode },
3608     { MOD_TABLE (MOD_0F72_REG_4) },
3609     { Bad_Opcode },
3610     { MOD_TABLE (MOD_0F72_REG_6) },
3611   },
3612   /* REG_0F73 */
3613   {
3614     { Bad_Opcode },
3615     { Bad_Opcode },
3616     { MOD_TABLE (MOD_0F73_REG_2) },
3617     { MOD_TABLE (MOD_0F73_REG_3) },
3618     { Bad_Opcode },
3619     { Bad_Opcode },
3620     { MOD_TABLE (MOD_0F73_REG_6) },
3621     { MOD_TABLE (MOD_0F73_REG_7) },
3622   },
3623   /* REG_0FA6 */
3624   {
3625     { "montmul",        { { OP_0f07, 0 } }, 0 },
3626     { "xsha1",          { { OP_0f07, 0 } }, 0 },
3627     { "xsha256",        { { OP_0f07, 0 } }, 0 },
3628   },
3629   /* REG_0FA7 */
3630   {
3631     { "xstore-rng",     { { OP_0f07, 0 } }, 0 },
3632     { "xcrypt-ecb",     { { OP_0f07, 0 } }, 0 },
3633     { "xcrypt-cbc",     { { OP_0f07, 0 } }, 0 },
3634     { "xcrypt-ctr",     { { OP_0f07, 0 } }, 0 },
3635     { "xcrypt-cfb",     { { OP_0f07, 0 } }, 0 },
3636     { "xcrypt-ofb",     { { OP_0f07, 0 } }, 0 },
3637   },
3638   /* REG_0FAE */
3639   {
3640     { MOD_TABLE (MOD_0FAE_REG_0) },
3641     { MOD_TABLE (MOD_0FAE_REG_1) },
3642     { MOD_TABLE (MOD_0FAE_REG_2) },
3643     { MOD_TABLE (MOD_0FAE_REG_3) },
3644     { MOD_TABLE (MOD_0FAE_REG_4) },
3645     { MOD_TABLE (MOD_0FAE_REG_5) },
3646     { MOD_TABLE (MOD_0FAE_REG_6) },
3647     { MOD_TABLE (MOD_0FAE_REG_7) },
3648   },
3649   /* REG_0FBA */
3650   {
3651     { Bad_Opcode },
3652     { Bad_Opcode },
3653     { Bad_Opcode },
3654     { Bad_Opcode },
3655     { "btQ",    { Ev, Ib }, 0 },
3656     { "btsQ",   { Evh1, Ib }, 0 },
3657     { "btrQ",   { Evh1, Ib }, 0 },
3658     { "btcQ",   { Evh1, Ib }, 0 },
3659   },
3660   /* REG_0FC7 */
3661   {
3662     { Bad_Opcode },
3663     { "cmpxchg8b", { { CMPXCHG8B_Fixup, q_mode } }, 0 },
3664     { Bad_Opcode },
3665     { MOD_TABLE (MOD_0FC7_REG_3) },
3666     { MOD_TABLE (MOD_0FC7_REG_4) },
3667     { MOD_TABLE (MOD_0FC7_REG_5) },
3668     { MOD_TABLE (MOD_0FC7_REG_6) },
3669     { MOD_TABLE (MOD_0FC7_REG_7) },
3670   },
3671   /* REG_VEX_0F71 */
3672   {
3673     { Bad_Opcode },
3674     { Bad_Opcode },
3675     { MOD_TABLE (MOD_VEX_0F71_REG_2) },
3676     { Bad_Opcode },
3677     { MOD_TABLE (MOD_VEX_0F71_REG_4) },
3678     { Bad_Opcode },
3679     { MOD_TABLE (MOD_VEX_0F71_REG_6) },
3680   },
3681   /* REG_VEX_0F72 */
3682   {
3683     { Bad_Opcode },
3684     { Bad_Opcode },
3685     { MOD_TABLE (MOD_VEX_0F72_REG_2) },
3686     { Bad_Opcode },
3687     { MOD_TABLE (MOD_VEX_0F72_REG_4) },
3688     { Bad_Opcode },
3689     { MOD_TABLE (MOD_VEX_0F72_REG_6) },
3690   },
3691   /* REG_VEX_0F73 */
3692   {
3693     { Bad_Opcode },
3694     { Bad_Opcode },
3695     { MOD_TABLE (MOD_VEX_0F73_REG_2) },
3696     { MOD_TABLE (MOD_VEX_0F73_REG_3) },
3697     { Bad_Opcode },
3698     { Bad_Opcode },
3699     { MOD_TABLE (MOD_VEX_0F73_REG_6) },
3700     { MOD_TABLE (MOD_VEX_0F73_REG_7) },
3701   },
3702   /* REG_VEX_0FAE */
3703   {
3704     { Bad_Opcode },
3705     { Bad_Opcode },
3706     { MOD_TABLE (MOD_VEX_0FAE_REG_2) },
3707     { MOD_TABLE (MOD_VEX_0FAE_REG_3) },
3708   },
3709   /* REG_VEX_0F38F3 */
3710   {
3711     { Bad_Opcode },
3712     { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_1) },
3713     { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_2) },
3714     { PREFIX_TABLE (PREFIX_VEX_0F38F3_REG_3) },
3715   },
3716   /* REG_XOP_LWPCB */
3717   {
3718     { "llwpcb", { { OP_LWPCB_E, 0 } }, 0 },
3719     { "slwpcb", { { OP_LWPCB_E, 0 } }, 0 },
3720   },
3721   /* REG_XOP_LWP */
3722   {
3723     { "lwpins", { { OP_LWP_E, 0 }, Ed, Iq }, 0 },
3724     { "lwpval", { { OP_LWP_E, 0 }, Ed, Iq }, 0 },
3725   },
3726   /* REG_XOP_TBM_01 */
3727   {
3728     { Bad_Opcode },
3729     { "blcfill",        { { OP_LWP_E, 0 }, Ev }, 0 },
3730     { "blsfill",        { { OP_LWP_E, 0 }, Ev }, 0 },
3731     { "blcs",   { { OP_LWP_E, 0 }, Ev }, 0 },
3732     { "tzmsk",  { { OP_LWP_E, 0 }, Ev }, 0 },
3733     { "blcic",  { { OP_LWP_E, 0 }, Ev }, 0 },
3734     { "blsic",  { { OP_LWP_E, 0 }, Ev }, 0 },
3735     { "t1mskc", { { OP_LWP_E, 0 }, Ev }, 0 },
3736   },
3737   /* REG_XOP_TBM_02 */
3738   {
3739     { Bad_Opcode },
3740     { "blcmsk", { { OP_LWP_E, 0 }, Ev }, 0 },
3741     { Bad_Opcode },
3742     { Bad_Opcode },
3743     { Bad_Opcode },
3744     { Bad_Opcode },
3745     { "blci",   { { OP_LWP_E, 0 }, Ev }, 0 },
3746   },
3747 #define NEED_REG_TABLE
3748 #include "i386-dis-evex.h"
3749 #undef NEED_REG_TABLE
3750 };
3751
3752 static const struct dis386 prefix_table[][4] = {
3753   /* PREFIX_90 */
3754   {
3755     { "xchgS", { { NOP_Fixup1, eAX_reg }, { NOP_Fixup2, eAX_reg } }, 0 },
3756     { "pause", { XX }, 0 },
3757     { "xchgS", { { NOP_Fixup1, eAX_reg }, { NOP_Fixup2, eAX_reg } }, 0 },
3758     { NULL, { { NULL, 0 } }, PREFIX_IGNORED }
3759   },
3760
3761   /* PREFIX_0F10 */
3762   {
3763     { "movups", { XM, EXx }, PREFIX_OPCODE },
3764     { "movss",  { XM, EXd }, PREFIX_OPCODE },
3765     { "movupd", { XM, EXx }, PREFIX_OPCODE },
3766     { "movsd",  { XM, EXq }, PREFIX_OPCODE },
3767   },
3768
3769   /* PREFIX_0F11 */
3770   {
3771     { "movups", { EXxS, XM }, PREFIX_OPCODE },
3772     { "movss",  { EXdS, XM }, PREFIX_OPCODE },
3773     { "movupd", { EXxS, XM }, PREFIX_OPCODE },
3774     { "movsd",  { EXqS, XM }, PREFIX_OPCODE },
3775   },
3776
3777   /* PREFIX_0F12 */
3778   {
3779     { MOD_TABLE (MOD_0F12_PREFIX_0) },
3780     { "movsldup", { XM, EXx }, PREFIX_OPCODE },
3781     { "movlpd", { XM, EXq }, PREFIX_OPCODE },
3782     { "movddup", { XM, EXq }, PREFIX_OPCODE },
3783   },
3784
3785   /* PREFIX_0F16 */
3786   {
3787     { MOD_TABLE (MOD_0F16_PREFIX_0) },
3788     { "movshdup", { XM, EXx }, PREFIX_OPCODE },
3789     { "movhpd", { XM, EXq }, PREFIX_OPCODE },
3790   },
3791
3792   /* PREFIX_0F1A */
3793   {
3794     { MOD_TABLE (MOD_0F1A_PREFIX_0) },
3795     { "bndcl",  { Gbnd, Ev_bnd }, 0 },
3796     { "bndmov", { Gbnd, Ebnd }, 0 },
3797     { "bndcu",  { Gbnd, Ev_bnd }, 0 },
3798   },
3799
3800   /* PREFIX_0F1B */
3801   {
3802     { MOD_TABLE (MOD_0F1B_PREFIX_0) },
3803     { MOD_TABLE (MOD_0F1B_PREFIX_1) },
3804     { "bndmov", { Ebnd, Gbnd }, 0 },
3805     { "bndcn",  { Gbnd, Ev_bnd }, 0 },
3806   },
3807
3808   /* PREFIX_0F2A */
3809   {
3810     { "cvtpi2ps", { XM, EMCq }, PREFIX_OPCODE },
3811     { "cvtsi2ss%LQ", { XM, Ev }, PREFIX_OPCODE },
3812     { "cvtpi2pd", { XM, EMCq }, PREFIX_OPCODE },
3813     { "cvtsi2sd%LQ", { XM, Ev }, 0 },
3814   },
3815
3816   /* PREFIX_0F2B */
3817   {
3818     { MOD_TABLE (MOD_0F2B_PREFIX_0) },
3819     { MOD_TABLE (MOD_0F2B_PREFIX_1) },
3820     { MOD_TABLE (MOD_0F2B_PREFIX_2) },
3821     { MOD_TABLE (MOD_0F2B_PREFIX_3) },
3822   },
3823
3824   /* PREFIX_0F2C */
3825   {
3826     { "cvttps2pi", { MXC, EXq }, PREFIX_OPCODE },
3827     { "cvttss2siY", { Gv, EXd }, PREFIX_OPCODE },
3828     { "cvttpd2pi", { MXC, EXx }, PREFIX_OPCODE },
3829     { "cvttsd2siY", { Gv, EXq }, PREFIX_OPCODE },
3830   },
3831
3832   /* PREFIX_0F2D */
3833   {
3834     { "cvtps2pi", { MXC, EXq }, PREFIX_OPCODE },
3835     { "cvtss2siY", { Gv, EXd }, PREFIX_OPCODE },
3836     { "cvtpd2pi", { MXC, EXx }, PREFIX_OPCODE },
3837     { "cvtsd2siY", { Gv, EXq }, PREFIX_OPCODE },
3838   },
3839
3840   /* PREFIX_0F2E */
3841   {
3842     { "ucomiss",{ XM, EXd }, 0 },
3843     { Bad_Opcode },
3844     { "ucomisd",{ XM, EXq }, 0 },
3845   },
3846
3847   /* PREFIX_0F2F */
3848   {
3849     { "comiss", { XM, EXd }, 0 },
3850     { Bad_Opcode },
3851     { "comisd", { XM, EXq }, 0 },
3852   },
3853
3854   /* PREFIX_0F51 */
3855   {
3856     { "sqrtps", { XM, EXx }, PREFIX_OPCODE },
3857     { "sqrtss", { XM, EXd }, PREFIX_OPCODE },
3858     { "sqrtpd", { XM, EXx }, PREFIX_OPCODE },
3859     { "sqrtsd", { XM, EXq }, PREFIX_OPCODE },
3860   },
3861
3862   /* PREFIX_0F52 */
3863   {
3864     { "rsqrtps",{ XM, EXx }, PREFIX_OPCODE },
3865     { "rsqrtss",{ XM, EXd }, PREFIX_OPCODE },
3866   },
3867
3868   /* PREFIX_0F53 */
3869   {
3870     { "rcpps",  { XM, EXx }, PREFIX_OPCODE },
3871     { "rcpss",  { XM, EXd }, PREFIX_OPCODE },
3872   },
3873
3874   /* PREFIX_0F58 */
3875   {
3876     { "addps", { XM, EXx }, PREFIX_OPCODE },
3877     { "addss", { XM, EXd }, PREFIX_OPCODE },
3878     { "addpd", { XM, EXx }, PREFIX_OPCODE },
3879     { "addsd", { XM, EXq }, PREFIX_OPCODE },
3880   },
3881
3882   /* PREFIX_0F59 */
3883   {
3884     { "mulps",  { XM, EXx }, PREFIX_OPCODE },
3885     { "mulss",  { XM, EXd }, PREFIX_OPCODE },
3886     { "mulpd",  { XM, EXx }, PREFIX_OPCODE },
3887     { "mulsd",  { XM, EXq }, PREFIX_OPCODE },
3888   },
3889
3890   /* PREFIX_0F5A */
3891   {
3892     { "cvtps2pd", { XM, EXq }, PREFIX_OPCODE },
3893     { "cvtss2sd", { XM, EXd }, PREFIX_OPCODE },
3894     { "cvtpd2ps", { XM, EXx }, PREFIX_OPCODE },
3895     { "cvtsd2ss", { XM, EXq }, PREFIX_OPCODE },
3896   },
3897
3898   /* PREFIX_0F5B */
3899   {
3900     { "cvtdq2ps", { XM, EXx }, PREFIX_OPCODE },
3901     { "cvttps2dq", { XM, EXx }, PREFIX_OPCODE },
3902     { "cvtps2dq", { XM, EXx }, PREFIX_OPCODE },
3903   },
3904
3905   /* PREFIX_0F5C */
3906   {
3907     { "subps",  { XM, EXx }, PREFIX_OPCODE },
3908     { "subss",  { XM, EXd }, PREFIX_OPCODE },
3909     { "subpd",  { XM, EXx }, PREFIX_OPCODE },
3910     { "subsd",  { XM, EXq }, PREFIX_OPCODE },
3911   },
3912
3913   /* PREFIX_0F5D */
3914   {
3915     { "minps",  { XM, EXx }, PREFIX_OPCODE },
3916     { "minss",  { XM, EXd }, PREFIX_OPCODE },
3917     { "minpd",  { XM, EXx }, PREFIX_OPCODE },
3918     { "minsd",  { XM, EXq }, PREFIX_OPCODE },
3919   },
3920
3921   /* PREFIX_0F5E */
3922   {
3923     { "divps",  { XM, EXx }, PREFIX_OPCODE },
3924     { "divss",  { XM, EXd }, PREFIX_OPCODE },
3925     { "divpd",  { XM, EXx }, PREFIX_OPCODE },
3926     { "divsd",  { XM, EXq }, PREFIX_OPCODE },
3927   },
3928
3929   /* PREFIX_0F5F */
3930   {
3931     { "maxps",  { XM, EXx }, PREFIX_OPCODE },
3932     { "maxss",  { XM, EXd }, PREFIX_OPCODE },
3933     { "maxpd",  { XM, EXx }, PREFIX_OPCODE },
3934     { "maxsd",  { XM, EXq }, PREFIX_OPCODE },
3935   },
3936
3937   /* PREFIX_0F60 */
3938   {
3939     { "punpcklbw",{ MX, EMd }, PREFIX_OPCODE },
3940     { Bad_Opcode },
3941     { "punpcklbw",{ MX, EMx }, PREFIX_OPCODE },
3942   },
3943
3944   /* PREFIX_0F61 */
3945   {
3946     { "punpcklwd",{ MX, EMd }, PREFIX_OPCODE },
3947     { Bad_Opcode },
3948     { "punpcklwd",{ MX, EMx }, PREFIX_OPCODE },
3949   },
3950
3951   /* PREFIX_0F62 */
3952   {
3953     { "punpckldq",{ MX, EMd }, PREFIX_OPCODE },
3954     { Bad_Opcode },
3955     { "punpckldq",{ MX, EMx }, PREFIX_OPCODE },
3956   },
3957
3958   /* PREFIX_0F6C */
3959   {
3960     { Bad_Opcode },
3961     { Bad_Opcode },
3962     { "punpcklqdq", { XM, EXx }, PREFIX_OPCODE },
3963   },
3964
3965   /* PREFIX_0F6D */
3966   {
3967     { Bad_Opcode },
3968     { Bad_Opcode },
3969     { "punpckhqdq", { XM, EXx }, PREFIX_OPCODE },
3970   },
3971
3972   /* PREFIX_0F6F */
3973   {
3974     { "movq",   { MX, EM }, PREFIX_OPCODE },
3975     { "movdqu", { XM, EXx }, PREFIX_OPCODE },
3976     { "movdqa", { XM, EXx }, PREFIX_OPCODE },
3977   },
3978
3979   /* PREFIX_0F70 */
3980   {
3981     { "pshufw", { MX, EM, Ib }, PREFIX_OPCODE },
3982     { "pshufhw",{ XM, EXx, Ib }, PREFIX_OPCODE },
3983     { "pshufd", { XM, EXx, Ib }, PREFIX_OPCODE },
3984     { "pshuflw",{ XM, EXx, Ib }, PREFIX_OPCODE },
3985   },
3986
3987   /* PREFIX_0F73_REG_3 */
3988   {
3989     { Bad_Opcode },
3990     { Bad_Opcode },
3991     { "psrldq", { XS, Ib }, 0 },
3992   },
3993
3994   /* PREFIX_0F73_REG_7 */
3995   {
3996     { Bad_Opcode },
3997     { Bad_Opcode },
3998     { "pslldq", { XS, Ib }, 0 },
3999   },
4000
4001   /* PREFIX_0F78 */
4002   {
4003     {"vmread",  { Em, Gm }, 0 },
4004     { Bad_Opcode },
4005     {"extrq",   { XS, Ib, Ib }, 0 },
4006     {"insertq", { XM, XS, Ib, Ib }, 0 },
4007   },
4008
4009   /* PREFIX_0F79 */
4010   {
4011     {"vmwrite", { Gm, Em }, 0 },
4012     { Bad_Opcode },
4013     {"extrq",   { XM, XS }, 0 },
4014     {"insertq", { XM, XS }, 0 },
4015   },
4016
4017   /* PREFIX_0F7C */
4018   {
4019     { Bad_Opcode },
4020     { Bad_Opcode },
4021     { "haddpd", { XM, EXx }, PREFIX_OPCODE },
4022     { "haddps", { XM, EXx }, PREFIX_OPCODE },
4023   },
4024
4025   /* PREFIX_0F7D */
4026   {
4027     { Bad_Opcode },
4028     { Bad_Opcode },
4029     { "hsubpd", { XM, EXx }, PREFIX_OPCODE },
4030     { "hsubps", { XM, EXx }, PREFIX_OPCODE },
4031   },
4032
4033   /* PREFIX_0F7E */
4034   {
4035     { "movK",   { Edq, MX }, PREFIX_OPCODE },
4036     { "movq",   { XM, EXq }, PREFIX_OPCODE },
4037     { "movK",   { Edq, XM }, PREFIX_OPCODE },
4038   },
4039
4040   /* PREFIX_0F7F */
4041   {
4042     { "movq",   { EMS, MX }, PREFIX_OPCODE },
4043     { "movdqu", { EXxS, XM }, PREFIX_OPCODE },
4044     { "movdqa", { EXxS, XM }, PREFIX_OPCODE },
4045   },
4046
4047   /* PREFIX_0FAE_REG_0 */
4048   {
4049     { Bad_Opcode },
4050     { "rdfsbase", { Ev }, 0 },
4051   },
4052
4053   /* PREFIX_0FAE_REG_1 */
4054   {
4055     { Bad_Opcode },
4056     { "rdgsbase", { Ev }, 0 },
4057   },
4058
4059   /* PREFIX_0FAE_REG_2 */
4060   {
4061     { Bad_Opcode },
4062     { "wrfsbase", { Ev }, 0 },
4063   },
4064
4065   /* PREFIX_0FAE_REG_3 */
4066   {
4067     { Bad_Opcode },
4068     { "wrgsbase", { Ev }, 0 },
4069   },
4070
4071   /* PREFIX_MOD_0_0FAE_REG_4 */
4072   {
4073     { "xsave",  { FXSAVE }, 0 },
4074     { "ptwrite%LQ", { Edq }, 0 },
4075   },
4076
4077   /* PREFIX_MOD_3_0FAE_REG_4 */
4078   {
4079     { Bad_Opcode },
4080     { "ptwrite%LQ", { Edq }, 0 },
4081   },
4082
4083   /* PREFIX_0FAE_REG_6 */
4084   {
4085     { "xsaveopt",      { FXSAVE }, 0 },
4086     { Bad_Opcode },
4087     { "clwb",   { Mb }, 0 },
4088   },
4089
4090   /* PREFIX_0FAE_REG_7 */
4091   {
4092     { "clflush",        { Mb }, 0 },
4093     { Bad_Opcode },
4094     { "clflushopt",     { Mb }, 0 },
4095   },
4096
4097   /* PREFIX_RM_0_0FAE_REG_7 */
4098   {
4099     { "sfence",         { Skip_MODRM }, 0 },
4100     { Bad_Opcode },
4101     { "pcommit",                { Skip_MODRM }, 0 },
4102   },
4103
4104   /* PREFIX_0FB8 */
4105   {
4106     { Bad_Opcode },
4107     { "popcntS", { Gv, Ev }, 0 },
4108   },
4109
4110   /* PREFIX_0FBC */
4111   {
4112     { "bsfS",   { Gv, Ev }, 0 },
4113     { "tzcntS", { Gv, Ev }, 0 },
4114     { "bsfS",   { Gv, Ev }, 0 },
4115   },
4116
4117   /* PREFIX_0FBD */
4118   {
4119     { "bsrS",   { Gv, Ev }, 0 },
4120     { "lzcntS", { Gv, Ev }, 0 },
4121     { "bsrS",   { Gv, Ev }, 0 },
4122   },
4123
4124   /* PREFIX_0FC2 */
4125   {
4126     { "cmpps",  { XM, EXx, CMP }, PREFIX_OPCODE },
4127     { "cmpss",  { XM, EXd, CMP }, PREFIX_OPCODE },
4128     { "cmppd",  { XM, EXx, CMP }, PREFIX_OPCODE },
4129     { "cmpsd",  { XM, EXq, CMP }, PREFIX_OPCODE },
4130   },
4131
4132   /* PREFIX_MOD_0_0FC3 */
4133   {
4134     { "movntiS", { Ev, Gv }, PREFIX_OPCODE },
4135   },
4136
4137   /* PREFIX_MOD_0_0FC7_REG_6 */
4138   {
4139     { "vmptrld",{ Mq }, 0 },
4140     { "vmxon",  { Mq }, 0 },
4141     { "vmclear",{ Mq }, 0 },
4142   },
4143
4144   /* PREFIX_MOD_3_0FC7_REG_6 */
4145   {
4146     { "rdrand", { Ev }, 0 },
4147     { Bad_Opcode },
4148     { "rdrand", { Ev }, 0 }
4149   },
4150
4151   /* PREFIX_MOD_3_0FC7_REG_7 */
4152   {
4153     { "rdseed", { Ev }, 0 },
4154     { "rdpid",  { Em }, 0 },
4155     { "rdseed", { Ev }, 0 },
4156   },
4157
4158   /* PREFIX_0FD0 */
4159   {
4160     { Bad_Opcode },
4161     { Bad_Opcode },
4162     { "addsubpd", { XM, EXx }, 0 },
4163     { "addsubps", { XM, EXx }, 0 },
4164   },
4165
4166   /* PREFIX_0FD6 */
4167   {
4168     { Bad_Opcode },
4169     { "movq2dq",{ XM, MS }, 0 },
4170     { "movq",   { EXqS, XM }, 0 },
4171     { "movdq2q",{ MX, XS }, 0 },
4172   },
4173
4174   /* PREFIX_0FE6 */
4175   {
4176     { Bad_Opcode },
4177     { "cvtdq2pd", { XM, EXq }, PREFIX_OPCODE },
4178     { "cvttpd2dq", { XM, EXx }, PREFIX_OPCODE },
4179     { "cvtpd2dq", { XM, EXx }, PREFIX_OPCODE },
4180   },
4181
4182   /* PREFIX_0FE7 */
4183   {
4184     { "movntq", { Mq, MX }, PREFIX_OPCODE },
4185     { Bad_Opcode },
4186     { MOD_TABLE (MOD_0FE7_PREFIX_2) },
4187   },
4188
4189   /* PREFIX_0FF0 */
4190   {
4191     { Bad_Opcode },
4192     { Bad_Opcode },
4193     { Bad_Opcode },
4194     { MOD_TABLE (MOD_0FF0_PREFIX_3) },
4195   },
4196
4197   /* PREFIX_0FF7 */
4198   {
4199     { "maskmovq", { MX, MS }, PREFIX_OPCODE },
4200     { Bad_Opcode },
4201     { "maskmovdqu", { XM, XS }, PREFIX_OPCODE },
4202   },
4203
4204   /* PREFIX_0F3810 */
4205   {
4206     { Bad_Opcode },
4207     { Bad_Opcode },
4208     { "pblendvb", { XM, EXx, XMM0 }, PREFIX_OPCODE },
4209   },
4210
4211   /* PREFIX_0F3814 */
4212   {
4213     { Bad_Opcode },
4214     { Bad_Opcode },
4215     { "blendvps", { XM, EXx, XMM0 }, PREFIX_OPCODE },
4216   },
4217
4218   /* PREFIX_0F3815 */
4219   {
4220     { Bad_Opcode },
4221     { Bad_Opcode },
4222     { "blendvpd", { XM, EXx, XMM0 }, PREFIX_OPCODE },
4223   },
4224
4225   /* PREFIX_0F3817 */
4226   {
4227     { Bad_Opcode },
4228     { Bad_Opcode },
4229     { "ptest",  { XM, EXx }, PREFIX_OPCODE },
4230   },
4231
4232   /* PREFIX_0F3820 */
4233   {
4234     { Bad_Opcode },
4235     { Bad_Opcode },
4236     { "pmovsxbw", { XM, EXq }, PREFIX_OPCODE },
4237   },
4238
4239   /* PREFIX_0F3821 */
4240   {
4241     { Bad_Opcode },
4242     { Bad_Opcode },
4243     { "pmovsxbd", { XM, EXd }, PREFIX_OPCODE },
4244   },
4245
4246   /* PREFIX_0F3822 */
4247   {
4248     { Bad_Opcode },
4249     { Bad_Opcode },
4250     { "pmovsxbq", { XM, EXw }, PREFIX_OPCODE },
4251   },
4252
4253   /* PREFIX_0F3823 */
4254   {
4255     { Bad_Opcode },
4256     { Bad_Opcode },
4257     { "pmovsxwd", { XM, EXq }, PREFIX_OPCODE },
4258   },
4259
4260   /* PREFIX_0F3824 */
4261   {
4262     { Bad_Opcode },
4263     { Bad_Opcode },
4264     { "pmovsxwq", { XM, EXd }, PREFIX_OPCODE },
4265   },
4266
4267   /* PREFIX_0F3825 */
4268   {
4269     { Bad_Opcode },
4270     { Bad_Opcode },
4271     { "pmovsxdq", { XM, EXq }, PREFIX_OPCODE },
4272   },
4273
4274   /* PREFIX_0F3828 */
4275   {
4276     { Bad_Opcode },
4277     { Bad_Opcode },
4278     { "pmuldq", { XM, EXx }, PREFIX_OPCODE },
4279   },
4280
4281   /* PREFIX_0F3829 */
4282   {
4283     { Bad_Opcode },
4284     { Bad_Opcode },
4285     { "pcmpeqq", { XM, EXx }, PREFIX_OPCODE },
4286   },
4287
4288   /* PREFIX_0F382A */
4289   {
4290     { Bad_Opcode },
4291     { Bad_Opcode },
4292     { MOD_TABLE (MOD_0F382A_PREFIX_2) },
4293   },
4294
4295   /* PREFIX_0F382B */
4296   {
4297     { Bad_Opcode },
4298     { Bad_Opcode },
4299     { "packusdw", { XM, EXx }, PREFIX_OPCODE },
4300   },
4301
4302   /* PREFIX_0F3830 */
4303   {
4304     { Bad_Opcode },
4305     { Bad_Opcode },
4306     { "pmovzxbw", { XM, EXq }, PREFIX_OPCODE },
4307   },
4308
4309   /* PREFIX_0F3831 */
4310   {
4311     { Bad_Opcode },
4312     { Bad_Opcode },
4313     { "pmovzxbd", { XM, EXd }, PREFIX_OPCODE },
4314   },
4315
4316   /* PREFIX_0F3832 */
4317   {
4318     { Bad_Opcode },
4319     { Bad_Opcode },
4320     { "pmovzxbq", { XM, EXw }, PREFIX_OPCODE },
4321   },
4322
4323   /* PREFIX_0F3833 */
4324   {
4325     { Bad_Opcode },
4326     { Bad_Opcode },
4327     { "pmovzxwd", { XM, EXq }, PREFIX_OPCODE },
4328   },
4329
4330   /* PREFIX_0F3834 */
4331   {
4332     { Bad_Opcode },
4333     { Bad_Opcode },
4334     { "pmovzxwq", { XM, EXd }, PREFIX_OPCODE },
4335   },
4336
4337   /* PREFIX_0F3835 */
4338   {
4339     { Bad_Opcode },
4340     { Bad_Opcode },
4341     { "pmovzxdq", { XM, EXq }, PREFIX_OPCODE },
4342   },
4343
4344   /* PREFIX_0F3837 */
4345   {
4346     { Bad_Opcode },
4347     { Bad_Opcode },
4348     { "pcmpgtq", { XM, EXx }, PREFIX_OPCODE },
4349   },
4350
4351   /* PREFIX_0F3838 */
4352   {
4353     { Bad_Opcode },
4354     { Bad_Opcode },
4355     { "pminsb", { XM, EXx }, PREFIX_OPCODE },
4356   },
4357
4358   /* PREFIX_0F3839 */
4359   {
4360     { Bad_Opcode },
4361     { Bad_Opcode },
4362     { "pminsd", { XM, EXx }, PREFIX_OPCODE },
4363   },
4364
4365   /* PREFIX_0F383A */
4366   {
4367     { Bad_Opcode },
4368     { Bad_Opcode },
4369     { "pminuw", { XM, EXx }, PREFIX_OPCODE },
4370   },
4371
4372   /* PREFIX_0F383B */
4373   {
4374     { Bad_Opcode },
4375     { Bad_Opcode },
4376     { "pminud", { XM, EXx }, PREFIX_OPCODE },
4377   },
4378
4379   /* PREFIX_0F383C */
4380   {
4381     { Bad_Opcode },
4382     { Bad_Opcode },
4383     { "pmaxsb", { XM, EXx }, PREFIX_OPCODE },
4384   },
4385
4386   /* PREFIX_0F383D */
4387   {
4388     { Bad_Opcode },
4389     { Bad_Opcode },
4390     { "pmaxsd", { XM, EXx }, PREFIX_OPCODE },
4391   },
4392
4393   /* PREFIX_0F383E */
4394   {
4395     { Bad_Opcode },
4396     { Bad_Opcode },
4397     { "pmaxuw", { XM, EXx }, PREFIX_OPCODE },
4398   },
4399
4400   /* PREFIX_0F383F */
4401   {
4402     { Bad_Opcode },
4403     { Bad_Opcode },
4404     { "pmaxud", { XM, EXx }, PREFIX_OPCODE },
4405   },
4406
4407   /* PREFIX_0F3840 */
4408   {
4409     { Bad_Opcode },
4410     { Bad_Opcode },
4411     { "pmulld", { XM, EXx }, PREFIX_OPCODE },
4412   },
4413
4414   /* PREFIX_0F3841 */
4415   {
4416     { Bad_Opcode },
4417     { Bad_Opcode },
4418     { "phminposuw", { XM, EXx }, PREFIX_OPCODE },
4419   },
4420
4421   /* PREFIX_0F3880 */
4422   {
4423     { Bad_Opcode },
4424     { Bad_Opcode },
4425     { "invept", { Gm, Mo }, PREFIX_OPCODE },
4426   },
4427
4428   /* PREFIX_0F3881 */
4429   {
4430     { Bad_Opcode },
4431     { Bad_Opcode },
4432     { "invvpid", { Gm, Mo }, PREFIX_OPCODE },
4433   },
4434
4435   /* PREFIX_0F3882 */
4436   {
4437     { Bad_Opcode },
4438     { Bad_Opcode },
4439     { "invpcid", { Gm, M }, PREFIX_OPCODE },
4440   },
4441
4442   /* PREFIX_0F38C8 */
4443   {
4444     { "sha1nexte", { XM, EXxmm }, PREFIX_OPCODE },
4445   },
4446
4447   /* PREFIX_0F38C9 */
4448   {
4449     { "sha1msg1", { XM, EXxmm }, PREFIX_OPCODE },
4450   },
4451
4452   /* PREFIX_0F38CA */
4453   {
4454     { "sha1msg2", { XM, EXxmm }, PREFIX_OPCODE },
4455   },
4456
4457   /* PREFIX_0F38CB */
4458   {
4459     { "sha256rnds2", { XM, EXxmm, XMM0 }, PREFIX_OPCODE },
4460   },
4461
4462   /* PREFIX_0F38CC */
4463   {
4464     { "sha256msg1", { XM, EXxmm }, PREFIX_OPCODE },
4465   },
4466
4467   /* PREFIX_0F38CD */
4468   {
4469     { "sha256msg2", { XM, EXxmm }, PREFIX_OPCODE },
4470   },
4471
4472   /* PREFIX_0F38DB */
4473   {
4474     { Bad_Opcode },
4475     { Bad_Opcode },
4476     { "aesimc", { XM, EXx }, PREFIX_OPCODE },
4477   },
4478
4479   /* PREFIX_0F38DC */
4480   {
4481     { Bad_Opcode },
4482     { Bad_Opcode },
4483     { "aesenc", { XM, EXx }, PREFIX_OPCODE },
4484   },
4485
4486   /* PREFIX_0F38DD */
4487   {
4488     { Bad_Opcode },
4489     { Bad_Opcode },
4490     { "aesenclast", { XM, EXx }, PREFIX_OPCODE },
4491   },
4492
4493   /* PREFIX_0F38DE */
4494   {
4495     { Bad_Opcode },
4496     { Bad_Opcode },
4497     { "aesdec", { XM, EXx }, PREFIX_OPCODE },
4498   },
4499
4500   /* PREFIX_0F38DF */
4501   {
4502     { Bad_Opcode },
4503     { Bad_Opcode },
4504     { "aesdeclast", { XM, EXx }, PREFIX_OPCODE },
4505   },
4506
4507   /* PREFIX_0F38F0 */
4508   {
4509     { "movbeS", { Gv, { MOVBE_Fixup, v_mode } }, PREFIX_OPCODE },
4510     { Bad_Opcode },
4511     { "movbeS", { Gv, { MOVBE_Fixup, v_mode } }, PREFIX_OPCODE },
4512     { "crc32",  { Gdq, { CRC32_Fixup, b_mode } }, PREFIX_OPCODE },
4513   },
4514
4515   /* PREFIX_0F38F1 */
4516   {
4517     { "movbeS", { { MOVBE_Fixup, v_mode }, Gv }, PREFIX_OPCODE },
4518     { Bad_Opcode },
4519     { "movbeS", { { MOVBE_Fixup, v_mode }, Gv }, PREFIX_OPCODE },
4520     { "crc32",  { Gdq, { CRC32_Fixup, v_mode } }, PREFIX_OPCODE },
4521   },
4522
4523   /* PREFIX_0F38F6 */
4524   {
4525     { Bad_Opcode },
4526     { "adoxS",  { Gdq, Edq}, PREFIX_OPCODE },
4527     { "adcxS",  { Gdq, Edq}, PREFIX_OPCODE },
4528     { Bad_Opcode },
4529   },
4530
4531   /* PREFIX_0F3A08 */
4532   {
4533     { Bad_Opcode },
4534     { Bad_Opcode },
4535     { "roundps", { XM, EXx, Ib }, PREFIX_OPCODE },
4536   },
4537
4538   /* PREFIX_0F3A09 */
4539   {
4540     { Bad_Opcode },
4541     { Bad_Opcode },
4542     { "roundpd", { XM, EXx, Ib }, PREFIX_OPCODE },
4543   },
4544
4545   /* PREFIX_0F3A0A */
4546   {
4547     { Bad_Opcode },
4548     { Bad_Opcode },
4549     { "roundss", { XM, EXd, Ib }, PREFIX_OPCODE },
4550   },
4551
4552   /* PREFIX_0F3A0B */
4553   {
4554     { Bad_Opcode },
4555     { Bad_Opcode },
4556     { "roundsd", { XM, EXq, Ib }, PREFIX_OPCODE },
4557   },
4558
4559   /* PREFIX_0F3A0C */
4560   {
4561     { Bad_Opcode },
4562     { Bad_Opcode },
4563     { "blendps", { XM, EXx, Ib }, PREFIX_OPCODE },
4564   },
4565
4566   /* PREFIX_0F3A0D */
4567   {
4568     { Bad_Opcode },
4569     { Bad_Opcode },
4570     { "blendpd", { XM, EXx, Ib }, PREFIX_OPCODE },
4571   },
4572
4573   /* PREFIX_0F3A0E */
4574   {
4575     { Bad_Opcode },
4576     { Bad_Opcode },
4577     { "pblendw", { XM, EXx, Ib }, PREFIX_OPCODE },
4578   },
4579
4580   /* PREFIX_0F3A14 */
4581   {
4582     { Bad_Opcode },
4583     { Bad_Opcode },
4584     { "pextrb", { Edqb, XM, Ib }, PREFIX_OPCODE },
4585   },
4586
4587   /* PREFIX_0F3A15 */
4588   {
4589     { Bad_Opcode },
4590     { Bad_Opcode },
4591     { "pextrw", { Edqw, XM, Ib }, PREFIX_OPCODE },
4592   },
4593
4594   /* PREFIX_0F3A16 */
4595   {
4596     { Bad_Opcode },
4597     { Bad_Opcode },
4598     { "pextrK", { Edq, XM, Ib }, PREFIX_OPCODE },
4599   },
4600
4601   /* PREFIX_0F3A17 */
4602   {
4603     { Bad_Opcode },
4604     { Bad_Opcode },
4605     { "extractps", { Edqd, XM, Ib }, PREFIX_OPCODE },
4606   },
4607
4608   /* PREFIX_0F3A20 */
4609   {
4610     { Bad_Opcode },
4611     { Bad_Opcode },
4612     { "pinsrb", { XM, Edqb, Ib }, PREFIX_OPCODE },
4613   },
4614
4615   /* PREFIX_0F3A21 */
4616   {
4617     { Bad_Opcode },
4618     { Bad_Opcode },
4619     { "insertps", { XM, EXd, Ib }, PREFIX_OPCODE },
4620   },
4621
4622   /* PREFIX_0F3A22 */
4623   {
4624     { Bad_Opcode },
4625     { Bad_Opcode },
4626     { "pinsrK", { XM, Edq, Ib }, PREFIX_OPCODE },
4627   },
4628
4629   /* PREFIX_0F3A40 */
4630   {
4631     { Bad_Opcode },
4632     { Bad_Opcode },
4633     { "dpps",   { XM, EXx, Ib }, PREFIX_OPCODE },
4634   },
4635
4636   /* PREFIX_0F3A41 */
4637   {
4638     { Bad_Opcode },
4639     { Bad_Opcode },
4640     { "dppd",   { XM, EXx, Ib }, PREFIX_OPCODE },
4641   },
4642
4643   /* PREFIX_0F3A42 */
4644   {
4645     { Bad_Opcode },
4646     { Bad_Opcode },
4647     { "mpsadbw", { XM, EXx, Ib }, PREFIX_OPCODE },
4648   },
4649
4650   /* PREFIX_0F3A44 */
4651   {
4652     { Bad_Opcode },
4653     { Bad_Opcode },
4654     { "pclmulqdq", { XM, EXx, PCLMUL }, PREFIX_OPCODE },
4655   },
4656
4657   /* PREFIX_0F3A60 */
4658   {
4659     { Bad_Opcode },
4660     { Bad_Opcode },
4661     { "pcmpestrm", { XM, EXx, Ib }, PREFIX_OPCODE },
4662   },
4663
4664   /* PREFIX_0F3A61 */
4665   {
4666     { Bad_Opcode },
4667     { Bad_Opcode },
4668     { "pcmpestri", { XM, EXx, Ib }, PREFIX_OPCODE },
4669   },
4670
4671   /* PREFIX_0F3A62 */
4672   {
4673     { Bad_Opcode },
4674     { Bad_Opcode },
4675     { "pcmpistrm", { XM, EXx, Ib }, PREFIX_OPCODE },
4676   },
4677
4678   /* PREFIX_0F3A63 */
4679   {
4680     { Bad_Opcode },
4681     { Bad_Opcode },
4682     { "pcmpistri", { XM, EXx, Ib }, PREFIX_OPCODE },
4683   },
4684
4685   /* PREFIX_0F3ACC */
4686   {
4687     { "sha1rnds4", { XM, EXxmm, Ib }, PREFIX_OPCODE },
4688   },
4689
4690   /* PREFIX_0F3ADF */
4691   {
4692     { Bad_Opcode },
4693     { Bad_Opcode },
4694     { "aeskeygenassist", { XM, EXx, Ib }, PREFIX_OPCODE },
4695   },
4696
4697   /* PREFIX_VEX_0F10 */
4698   {
4699     { VEX_W_TABLE (VEX_W_0F10_P_0) },
4700     { VEX_LEN_TABLE (VEX_LEN_0F10_P_1) },
4701     { VEX_W_TABLE (VEX_W_0F10_P_2) },
4702     { VEX_LEN_TABLE (VEX_LEN_0F10_P_3) },
4703   },
4704
4705   /* PREFIX_VEX_0F11 */
4706   {
4707     { VEX_W_TABLE (VEX_W_0F11_P_0) },
4708     { VEX_LEN_TABLE (VEX_LEN_0F11_P_1) },
4709     { VEX_W_TABLE (VEX_W_0F11_P_2) },
4710     { VEX_LEN_TABLE (VEX_LEN_0F11_P_3) },
4711   },
4712
4713   /* PREFIX_VEX_0F12 */
4714   {
4715     { MOD_TABLE (MOD_VEX_0F12_PREFIX_0) },
4716     { VEX_W_TABLE (VEX_W_0F12_P_1) },
4717     { VEX_LEN_TABLE (VEX_LEN_0F12_P_2) },
4718     { VEX_W_TABLE (VEX_W_0F12_P_3) },
4719   },
4720
4721   /* PREFIX_VEX_0F16 */
4722   {
4723     { MOD_TABLE (MOD_VEX_0F16_PREFIX_0) },
4724     { VEX_W_TABLE (VEX_W_0F16_P_1) },
4725     { VEX_LEN_TABLE (VEX_LEN_0F16_P_2) },
4726   },
4727
4728   /* PREFIX_VEX_0F2A */
4729   {
4730     { Bad_Opcode },
4731     { VEX_LEN_TABLE (VEX_LEN_0F2A_P_1) },
4732     { Bad_Opcode },
4733     { VEX_LEN_TABLE (VEX_LEN_0F2A_P_3) },
4734   },
4735
4736   /* PREFIX_VEX_0F2C */
4737   {
4738     { Bad_Opcode },
4739     { VEX_LEN_TABLE (VEX_LEN_0F2C_P_1) },
4740     { Bad_Opcode },
4741     { VEX_LEN_TABLE (VEX_LEN_0F2C_P_3) },
4742   },
4743
4744   /* PREFIX_VEX_0F2D */
4745   {
4746     { Bad_Opcode },
4747     { VEX_LEN_TABLE (VEX_LEN_0F2D_P_1) },
4748     { Bad_Opcode },
4749     { VEX_LEN_TABLE (VEX_LEN_0F2D_P_3) },
4750   },
4751
4752   /* PREFIX_VEX_0F2E */
4753   {
4754     { VEX_LEN_TABLE (VEX_LEN_0F2E_P_0) },
4755     { Bad_Opcode },
4756     { VEX_LEN_TABLE (VEX_LEN_0F2E_P_2) },
4757   },
4758
4759   /* PREFIX_VEX_0F2F */
4760   {
4761     { VEX_LEN_TABLE (VEX_LEN_0F2F_P_0) },
4762     { Bad_Opcode },
4763     { VEX_LEN_TABLE (VEX_LEN_0F2F_P_2) },
4764   },
4765
4766   /* PREFIX_VEX_0F41 */
4767   {
4768     { VEX_LEN_TABLE (VEX_LEN_0F41_P_0) },
4769     { Bad_Opcode },
4770     { VEX_LEN_TABLE (VEX_LEN_0F41_P_2) },
4771   },
4772
4773   /* PREFIX_VEX_0F42 */
4774   {
4775     { VEX_LEN_TABLE (VEX_LEN_0F42_P_0) },
4776     { Bad_Opcode },
4777     { VEX_LEN_TABLE (VEX_LEN_0F42_P_2) },
4778   },
4779
4780   /* PREFIX_VEX_0F44 */
4781   {
4782     { VEX_LEN_TABLE (VEX_LEN_0F44_P_0) },
4783     { Bad_Opcode },
4784     { VEX_LEN_TABLE (VEX_LEN_0F44_P_2) },
4785   },
4786
4787   /* PREFIX_VEX_0F45 */
4788   {
4789     { VEX_LEN_TABLE (VEX_LEN_0F45_P_0) },
4790     { Bad_Opcode },
4791     { VEX_LEN_TABLE (VEX_LEN_0F45_P_2) },
4792   },
4793
4794   /* PREFIX_VEX_0F46 */
4795   {
4796     { VEX_LEN_TABLE (VEX_LEN_0F46_P_0) },
4797     { Bad_Opcode },
4798     { VEX_LEN_TABLE (VEX_LEN_0F46_P_2) },
4799   },
4800
4801   /* PREFIX_VEX_0F47 */
4802   {
4803     { VEX_LEN_TABLE (VEX_LEN_0F47_P_0) },
4804     { Bad_Opcode },
4805     { VEX_LEN_TABLE (VEX_LEN_0F47_P_2) },
4806   },
4807
4808   /* PREFIX_VEX_0F4A */
4809   {
4810     { VEX_LEN_TABLE (VEX_LEN_0F4A_P_0) },
4811     { Bad_Opcode },
4812     { VEX_LEN_TABLE (VEX_LEN_0F4A_P_2) },
4813   },
4814
4815   /* PREFIX_VEX_0F4B */
4816   {
4817     { VEX_LEN_TABLE (VEX_LEN_0F4B_P_0) },
4818     { Bad_Opcode },
4819     { VEX_LEN_TABLE (VEX_LEN_0F4B_P_2) },
4820   },
4821
4822   /* PREFIX_VEX_0F51 */
4823   {
4824     { VEX_W_TABLE (VEX_W_0F51_P_0) },
4825     { VEX_LEN_TABLE (VEX_LEN_0F51_P_1) },
4826     { VEX_W_TABLE (VEX_W_0F51_P_2) },
4827     { VEX_LEN_TABLE (VEX_LEN_0F51_P_3) },
4828   },
4829
4830   /* PREFIX_VEX_0F52 */
4831   {
4832     { VEX_W_TABLE (VEX_W_0F52_P_0) },
4833     { VEX_LEN_TABLE (VEX_LEN_0F52_P_1) },
4834   },
4835
4836   /* PREFIX_VEX_0F53 */
4837   {
4838     { VEX_W_TABLE (VEX_W_0F53_P_0) },
4839     { VEX_LEN_TABLE (VEX_LEN_0F53_P_1) },
4840   },
4841
4842   /* PREFIX_VEX_0F58 */
4843   {
4844     { VEX_W_TABLE (VEX_W_0F58_P_0) },
4845     { VEX_LEN_TABLE (VEX_LEN_0F58_P_1) },
4846     { VEX_W_TABLE (VEX_W_0F58_P_2) },
4847     { VEX_LEN_TABLE (VEX_LEN_0F58_P_3) },
4848   },
4849
4850   /* PREFIX_VEX_0F59 */
4851   {
4852     { VEX_W_TABLE (VEX_W_0F59_P_0) },
4853     { VEX_LEN_TABLE (VEX_LEN_0F59_P_1) },
4854     { VEX_W_TABLE (VEX_W_0F59_P_2) },
4855     { VEX_LEN_TABLE (VEX_LEN_0F59_P_3) },
4856   },
4857
4858   /* PREFIX_VEX_0F5A */
4859   {
4860     { VEX_W_TABLE (VEX_W_0F5A_P_0) },
4861     { VEX_LEN_TABLE (VEX_LEN_0F5A_P_1) },
4862     { "vcvtpd2ps%XY", { XMM, EXx }, 0 },
4863     { VEX_LEN_TABLE (VEX_LEN_0F5A_P_3) },
4864   },
4865
4866   /* PREFIX_VEX_0F5B */
4867   {
4868     { VEX_W_TABLE (VEX_W_0F5B_P_0) },
4869     { VEX_W_TABLE (VEX_W_0F5B_P_1) },
4870     { VEX_W_TABLE (VEX_W_0F5B_P_2) },
4871   },
4872
4873   /* PREFIX_VEX_0F5C */
4874   {
4875     { VEX_W_TABLE (VEX_W_0F5C_P_0) },
4876     { VEX_LEN_TABLE (VEX_LEN_0F5C_P_1) },
4877     { VEX_W_TABLE (VEX_W_0F5C_P_2) },
4878     { VEX_LEN_TABLE (VEX_LEN_0F5C_P_3) },
4879   },
4880
4881   /* PREFIX_VEX_0F5D */
4882   {
4883     { VEX_W_TABLE (VEX_W_0F5D_P_0) },
4884     { VEX_LEN_TABLE (VEX_LEN_0F5D_P_1) },
4885     { VEX_W_TABLE (VEX_W_0F5D_P_2) },
4886     { VEX_LEN_TABLE (VEX_LEN_0F5D_P_3) },
4887   },
4888
4889   /* PREFIX_VEX_0F5E */
4890   {
4891     { VEX_W_TABLE (VEX_W_0F5E_P_0) },
4892     { VEX_LEN_TABLE (VEX_LEN_0F5E_P_1) },
4893     { VEX_W_TABLE (VEX_W_0F5E_P_2) },
4894     { VEX_LEN_TABLE (VEX_LEN_0F5E_P_3) },
4895   },
4896
4897   /* PREFIX_VEX_0F5F */
4898   {
4899     { VEX_W_TABLE (VEX_W_0F5F_P_0) },
4900     { VEX_LEN_TABLE (VEX_LEN_0F5F_P_1) },
4901     { VEX_W_TABLE (VEX_W_0F5F_P_2) },
4902     { VEX_LEN_TABLE (VEX_LEN_0F5F_P_3) },
4903   },
4904
4905   /* PREFIX_VEX_0F60 */
4906   {
4907     { Bad_Opcode },
4908     { Bad_Opcode },
4909     { VEX_W_TABLE (VEX_W_0F60_P_2) },
4910   },
4911
4912   /* PREFIX_VEX_0F61 */
4913   {
4914     { Bad_Opcode },
4915     { Bad_Opcode },
4916     { VEX_W_TABLE (VEX_W_0F61_P_2) },
4917   },
4918
4919   /* PREFIX_VEX_0F62 */
4920   {
4921     { Bad_Opcode },
4922     { Bad_Opcode },
4923     { VEX_W_TABLE (VEX_W_0F62_P_2) },
4924   },
4925
4926   /* PREFIX_VEX_0F63 */
4927   {
4928     { Bad_Opcode },
4929     { Bad_Opcode },
4930     { VEX_W_TABLE (VEX_W_0F63_P_2) },
4931   },
4932
4933   /* PREFIX_VEX_0F64 */
4934   {
4935     { Bad_Opcode },
4936     { Bad_Opcode },
4937     { VEX_W_TABLE (VEX_W_0F64_P_2) },
4938   },
4939
4940   /* PREFIX_VEX_0F65 */
4941   {
4942     { Bad_Opcode },
4943     { Bad_Opcode },
4944     { VEX_W_TABLE (VEX_W_0F65_P_2) },
4945   },
4946
4947   /* PREFIX_VEX_0F66 */
4948   {
4949     { Bad_Opcode },
4950     { Bad_Opcode },
4951     { VEX_W_TABLE (VEX_W_0F66_P_2) },
4952   },
4953
4954   /* PREFIX_VEX_0F67 */
4955   {
4956     { Bad_Opcode },
4957     { Bad_Opcode },
4958     { VEX_W_TABLE (VEX_W_0F67_P_2) },
4959   },
4960
4961   /* PREFIX_VEX_0F68 */
4962   {
4963     { Bad_Opcode },
4964     { Bad_Opcode },
4965     { VEX_W_TABLE (VEX_W_0F68_P_2) },
4966   },
4967
4968   /* PREFIX_VEX_0F69 */
4969   {
4970     { Bad_Opcode },
4971     { Bad_Opcode },
4972     { VEX_W_TABLE (VEX_W_0F69_P_2) },
4973   },
4974
4975   /* PREFIX_VEX_0F6A */
4976   {
4977     { Bad_Opcode },
4978     { Bad_Opcode },
4979     { VEX_W_TABLE (VEX_W_0F6A_P_2) },
4980   },
4981
4982   /* PREFIX_VEX_0F6B */
4983   {
4984     { Bad_Opcode },
4985     { Bad_Opcode },
4986     { VEX_W_TABLE (VEX_W_0F6B_P_2) },
4987   },
4988
4989   /* PREFIX_VEX_0F6C */
4990   {
4991     { Bad_Opcode },
4992     { Bad_Opcode },
4993     { VEX_W_TABLE (VEX_W_0F6C_P_2) },
4994   },
4995
4996   /* PREFIX_VEX_0F6D */
4997   {
4998     { Bad_Opcode },
4999     { Bad_Opcode },
5000     { VEX_W_TABLE (VEX_W_0F6D_P_2) },
5001   },
5002
5003   /* PREFIX_VEX_0F6E */
5004   {
5005     { Bad_Opcode },
5006     { Bad_Opcode },
5007     { VEX_LEN_TABLE (VEX_LEN_0F6E_P_2) },
5008   },
5009
5010   /* PREFIX_VEX_0F6F */
5011   {
5012     { Bad_Opcode },
5013     { VEX_W_TABLE (VEX_W_0F6F_P_1) },
5014     { VEX_W_TABLE (VEX_W_0F6F_P_2) },
5015   },
5016
5017   /* PREFIX_VEX_0F70 */
5018   {
5019     { Bad_Opcode },
5020     { VEX_W_TABLE (VEX_W_0F70_P_1) },
5021     { VEX_W_TABLE (VEX_W_0F70_P_2) },
5022     { VEX_W_TABLE (VEX_W_0F70_P_3) },
5023   },
5024
5025   /* PREFIX_VEX_0F71_REG_2 */
5026   {
5027     { Bad_Opcode },
5028     { Bad_Opcode },
5029     { VEX_W_TABLE (VEX_W_0F71_R_2_P_2) },
5030   },
5031
5032   /* PREFIX_VEX_0F71_REG_4 */
5033   {
5034     { Bad_Opcode },
5035     { Bad_Opcode },
5036     { VEX_W_TABLE (VEX_W_0F71_R_4_P_2) },
5037   },
5038
5039   /* PREFIX_VEX_0F71_REG_6 */
5040   {
5041     { Bad_Opcode },
5042     { Bad_Opcode },
5043     { VEX_W_TABLE (VEX_W_0F71_R_6_P_2) },
5044   },
5045
5046   /* PREFIX_VEX_0F72_REG_2 */
5047   {
5048     { Bad_Opcode },
5049     { Bad_Opcode },
5050     { VEX_W_TABLE (VEX_W_0F72_R_2_P_2) },
5051   },
5052
5053   /* PREFIX_VEX_0F72_REG_4 */
5054   {
5055     { Bad_Opcode },
5056     { Bad_Opcode },
5057     { VEX_W_TABLE (VEX_W_0F72_R_4_P_2) },
5058   },
5059
5060   /* PREFIX_VEX_0F72_REG_6 */
5061   {
5062     { Bad_Opcode },
5063     { Bad_Opcode },
5064     { VEX_W_TABLE (VEX_W_0F72_R_6_P_2) },
5065   },
5066
5067   /* PREFIX_VEX_0F73_REG_2 */
5068   {
5069     { Bad_Opcode },
5070     { Bad_Opcode },
5071     { VEX_W_TABLE (VEX_W_0F73_R_2_P_2) },
5072   },
5073
5074   /* PREFIX_VEX_0F73_REG_3 */
5075   {
5076     { Bad_Opcode },
5077     { Bad_Opcode },
5078     { VEX_W_TABLE (VEX_W_0F73_R_3_P_2) },
5079   },
5080
5081   /* PREFIX_VEX_0F73_REG_6 */
5082   {
5083     { Bad_Opcode },
5084     { Bad_Opcode },
5085     { VEX_W_TABLE (VEX_W_0F73_R_6_P_2) },
5086   },
5087
5088   /* PREFIX_VEX_0F73_REG_7 */
5089   {
5090     { Bad_Opcode },
5091     { Bad_Opcode },
5092     { VEX_W_TABLE (VEX_W_0F73_R_7_P_2) },
5093   },
5094
5095   /* PREFIX_VEX_0F74 */
5096   {
5097     { Bad_Opcode },
5098     { Bad_Opcode },
5099     { VEX_W_TABLE (VEX_W_0F74_P_2) },
5100   },
5101
5102   /* PREFIX_VEX_0F75 */
5103   {
5104     { Bad_Opcode },
5105     { Bad_Opcode },
5106     { VEX_W_TABLE (VEX_W_0F75_P_2) },
5107   },
5108
5109   /* PREFIX_VEX_0F76 */
5110   {
5111     { Bad_Opcode },
5112     { Bad_Opcode },
5113     { VEX_W_TABLE (VEX_W_0F76_P_2) },
5114   },
5115
5116   /* PREFIX_VEX_0F77 */
5117   {
5118     { VEX_W_TABLE (VEX_W_0F77_P_0) },
5119   },
5120
5121   /* PREFIX_VEX_0F7C */
5122   {
5123     { Bad_Opcode },
5124     { Bad_Opcode },
5125     { VEX_W_TABLE (VEX_W_0F7C_P_2) },
5126     { VEX_W_TABLE (VEX_W_0F7C_P_3) },
5127   },
5128
5129   /* PREFIX_VEX_0F7D */
5130   {
5131     { Bad_Opcode },
5132     { Bad_Opcode },
5133     { VEX_W_TABLE (VEX_W_0F7D_P_2) },
5134     { VEX_W_TABLE (VEX_W_0F7D_P_3) },
5135   },
5136
5137   /* PREFIX_VEX_0F7E */
5138   {
5139     { Bad_Opcode },
5140     { VEX_LEN_TABLE (VEX_LEN_0F7E_P_1) },
5141     { VEX_LEN_TABLE (VEX_LEN_0F7E_P_2) },
5142   },
5143
5144   /* PREFIX_VEX_0F7F */
5145   {
5146     { Bad_Opcode },
5147     { VEX_W_TABLE (VEX_W_0F7F_P_1) },
5148     { VEX_W_TABLE (VEX_W_0F7F_P_2) },
5149   },
5150
5151   /* PREFIX_VEX_0F90 */
5152   {
5153     { VEX_LEN_TABLE (VEX_LEN_0F90_P_0) },
5154     { Bad_Opcode },
5155     { VEX_LEN_TABLE (VEX_LEN_0F90_P_2) },
5156   },
5157
5158   /* PREFIX_VEX_0F91 */
5159   {
5160     { VEX_LEN_TABLE (VEX_LEN_0F91_P_0) },
5161     { Bad_Opcode },
5162     { VEX_LEN_TABLE (VEX_LEN_0F91_P_2) },
5163   },
5164
5165   /* PREFIX_VEX_0F92 */
5166   {
5167     { VEX_LEN_TABLE (VEX_LEN_0F92_P_0) },
5168     { Bad_Opcode },
5169     { VEX_LEN_TABLE (VEX_LEN_0F92_P_2) },
5170     { VEX_LEN_TABLE (VEX_LEN_0F92_P_3) },
5171   },
5172
5173   /* PREFIX_VEX_0F93 */
5174   {
5175     { VEX_LEN_TABLE (VEX_LEN_0F93_P_0) },
5176     { Bad_Opcode },
5177     { VEX_LEN_TABLE (VEX_LEN_0F93_P_2) },
5178     { VEX_LEN_TABLE (VEX_LEN_0F93_P_3) },
5179   },
5180
5181   /* PREFIX_VEX_0F98 */
5182   {
5183     { VEX_LEN_TABLE (VEX_LEN_0F98_P_0) },
5184     { Bad_Opcode },
5185     { VEX_LEN_TABLE (VEX_LEN_0F98_P_2) },
5186   },
5187
5188   /* PREFIX_VEX_0F99 */
5189   {
5190     { VEX_LEN_TABLE (VEX_LEN_0F99_P_0) },
5191     { Bad_Opcode },
5192     { VEX_LEN_TABLE (VEX_LEN_0F99_P_2) },
5193   },
5194
5195   /* PREFIX_VEX_0FC2 */
5196   {
5197     { VEX_W_TABLE (VEX_W_0FC2_P_0) },
5198     { VEX_LEN_TABLE (VEX_LEN_0FC2_P_1) },
5199     { VEX_W_TABLE (VEX_W_0FC2_P_2) },
5200     { VEX_LEN_TABLE (VEX_LEN_0FC2_P_3) },
5201   },
5202
5203   /* PREFIX_VEX_0FC4 */
5204   {
5205     { Bad_Opcode },
5206     { Bad_Opcode },
5207     { VEX_LEN_TABLE (VEX_LEN_0FC4_P_2) },
5208   },
5209
5210   /* PREFIX_VEX_0FC5 */
5211   {
5212     { Bad_Opcode },
5213     { Bad_Opcode },
5214     { VEX_LEN_TABLE (VEX_LEN_0FC5_P_2) },
5215   },
5216
5217   /* PREFIX_VEX_0FD0 */
5218   {
5219     { Bad_Opcode },
5220     { Bad_Opcode },
5221     { VEX_W_TABLE (VEX_W_0FD0_P_2) },
5222     { VEX_W_TABLE (VEX_W_0FD0_P_3) },
5223   },
5224
5225   /* PREFIX_VEX_0FD1 */
5226   {
5227     { Bad_Opcode },
5228     { Bad_Opcode },
5229     { VEX_W_TABLE (VEX_W_0FD1_P_2) },
5230   },
5231
5232   /* PREFIX_VEX_0FD2 */
5233   {
5234     { Bad_Opcode },
5235     { Bad_Opcode },
5236     { VEX_W_TABLE (VEX_W_0FD2_P_2) },
5237   },
5238
5239   /* PREFIX_VEX_0FD3 */
5240   {
5241     { Bad_Opcode },
5242     { Bad_Opcode },
5243     { VEX_W_TABLE (VEX_W_0FD3_P_2) },
5244   },
5245
5246   /* PREFIX_VEX_0FD4 */
5247   {
5248     { Bad_Opcode },
5249     { Bad_Opcode },
5250     { VEX_W_TABLE (VEX_W_0FD4_P_2) },
5251   },
5252
5253   /* PREFIX_VEX_0FD5 */
5254   {
5255     { Bad_Opcode },
5256     { Bad_Opcode },
5257     { VEX_W_TABLE (VEX_W_0FD5_P_2) },
5258   },
5259
5260   /* PREFIX_VEX_0FD6 */
5261   {
5262     { Bad_Opcode },
5263     { Bad_Opcode },
5264     { VEX_LEN_TABLE (VEX_LEN_0FD6_P_2) },
5265   },
5266
5267   /* PREFIX_VEX_0FD7 */
5268   {
5269     { Bad_Opcode },
5270     { Bad_Opcode },
5271     { MOD_TABLE (MOD_VEX_0FD7_PREFIX_2) },
5272   },
5273
5274   /* PREFIX_VEX_0FD8 */
5275   {
5276     { Bad_Opcode },
5277     { Bad_Opcode },
5278     { VEX_W_TABLE (VEX_W_0FD8_P_2) },
5279   },
5280
5281   /* PREFIX_VEX_0FD9 */
5282   {
5283     { Bad_Opcode },
5284     { Bad_Opcode },
5285     { VEX_W_TABLE (VEX_W_0FD9_P_2) },
5286   },
5287
5288   /* PREFIX_VEX_0FDA */
5289   {
5290     { Bad_Opcode },
5291     { Bad_Opcode },
5292     { VEX_W_TABLE (VEX_W_0FDA_P_2) },
5293   },
5294
5295   /* PREFIX_VEX_0FDB */
5296   {
5297     { Bad_Opcode },
5298     { Bad_Opcode },
5299     { VEX_W_TABLE (VEX_W_0FDB_P_2) },
5300   },
5301
5302   /* PREFIX_VEX_0FDC */
5303   {
5304     { Bad_Opcode },
5305     { Bad_Opcode },
5306     { VEX_W_TABLE (VEX_W_0FDC_P_2) },
5307   },
5308
5309   /* PREFIX_VEX_0FDD */
5310   {
5311     { Bad_Opcode },
5312     { Bad_Opcode },
5313     { VEX_W_TABLE (VEX_W_0FDD_P_2) },
5314   },
5315
5316   /* PREFIX_VEX_0FDE */
5317   {
5318     { Bad_Opcode },
5319     { Bad_Opcode },
5320     { VEX_W_TABLE (VEX_W_0FDE_P_2) },
5321   },
5322
5323   /* PREFIX_VEX_0FDF */
5324   {
5325     { Bad_Opcode },
5326     { Bad_Opcode },
5327     { VEX_W_TABLE (VEX_W_0FDF_P_2) },
5328   },
5329
5330   /* PREFIX_VEX_0FE0 */
5331   {
5332     { Bad_Opcode },
5333     { Bad_Opcode },
5334     { VEX_W_TABLE (VEX_W_0FE0_P_2) },
5335   },
5336
5337   /* PREFIX_VEX_0FE1 */
5338   {
5339     { Bad_Opcode },
5340     { Bad_Opcode },
5341     { VEX_W_TABLE (VEX_W_0FE1_P_2) },
5342   },
5343
5344   /* PREFIX_VEX_0FE2 */
5345   {
5346     { Bad_Opcode },
5347     { Bad_Opcode },
5348     { VEX_W_TABLE (VEX_W_0FE2_P_2) },
5349   },
5350
5351   /* PREFIX_VEX_0FE3 */
5352   {
5353     { Bad_Opcode },
5354     { Bad_Opcode },
5355     { VEX_W_TABLE (VEX_W_0FE3_P_2) },
5356   },
5357
5358   /* PREFIX_VEX_0FE4 */
5359   {
5360     { Bad_Opcode },
5361     { Bad_Opcode },
5362     { VEX_W_TABLE (VEX_W_0FE4_P_2) },
5363   },
5364
5365   /* PREFIX_VEX_0FE5 */
5366   {
5367     { Bad_Opcode },
5368     { Bad_Opcode },
5369     { VEX_W_TABLE (VEX_W_0FE5_P_2) },
5370   },
5371
5372   /* PREFIX_VEX_0FE6 */
5373   {
5374     { Bad_Opcode },
5375     { VEX_W_TABLE (VEX_W_0FE6_P_1) },
5376     { VEX_W_TABLE (VEX_W_0FE6_P_2) },
5377     { VEX_W_TABLE (VEX_W_0FE6_P_3) },
5378   },
5379
5380   /* PREFIX_VEX_0FE7 */
5381   {
5382     { Bad_Opcode },
5383     { Bad_Opcode },
5384     { MOD_TABLE (MOD_VEX_0FE7_PREFIX_2) },
5385   },
5386
5387   /* PREFIX_VEX_0FE8 */
5388   {
5389     { Bad_Opcode },
5390     { Bad_Opcode },
5391     { VEX_W_TABLE (VEX_W_0FE8_P_2) },
5392   },
5393
5394   /* PREFIX_VEX_0FE9 */
5395   {
5396     { Bad_Opcode },
5397     { Bad_Opcode },
5398     { VEX_W_TABLE (VEX_W_0FE9_P_2) },
5399   },
5400
5401   /* PREFIX_VEX_0FEA */
5402   {
5403     { Bad_Opcode },
5404     { Bad_Opcode },
5405     { VEX_W_TABLE (VEX_W_0FEA_P_2) },
5406   },
5407
5408   /* PREFIX_VEX_0FEB */
5409   {
5410     { Bad_Opcode },
5411     { Bad_Opcode },
5412     { VEX_W_TABLE (VEX_W_0FEB_P_2) },
5413   },
5414
5415   /* PREFIX_VEX_0FEC */
5416   {
5417     { Bad_Opcode },
5418     { Bad_Opcode },
5419     { VEX_W_TABLE (VEX_W_0FEC_P_2) },
5420   },
5421
5422   /* PREFIX_VEX_0FED */
5423   {
5424     { Bad_Opcode },
5425     { Bad_Opcode },
5426     { VEX_W_TABLE (VEX_W_0FED_P_2) },
5427   },
5428
5429   /* PREFIX_VEX_0FEE */
5430   {
5431     { Bad_Opcode },
5432     { Bad_Opcode },
5433     { VEX_W_TABLE (VEX_W_0FEE_P_2) },
5434   },
5435
5436   /* PREFIX_VEX_0FEF */
5437   {
5438     { Bad_Opcode },
5439     { Bad_Opcode },
5440     { VEX_W_TABLE (VEX_W_0FEF_P_2) },
5441   },
5442
5443   /* PREFIX_VEX_0FF0 */
5444   {
5445     { Bad_Opcode },
5446     { Bad_Opcode },
5447     { Bad_Opcode },
5448     { MOD_TABLE (MOD_VEX_0FF0_PREFIX_3) },
5449   },
5450
5451   /* PREFIX_VEX_0FF1 */
5452   {
5453     { Bad_Opcode },
5454     { Bad_Opcode },
5455     { VEX_W_TABLE (VEX_W_0FF1_P_2) },
5456   },
5457
5458   /* PREFIX_VEX_0FF2 */
5459   {
5460     { Bad_Opcode },
5461     { Bad_Opcode },
5462     { VEX_W_TABLE (VEX_W_0FF2_P_2) },
5463   },
5464
5465   /* PREFIX_VEX_0FF3 */
5466   {
5467     { Bad_Opcode },
5468     { Bad_Opcode },
5469     { VEX_W_TABLE (VEX_W_0FF3_P_2) },
5470   },
5471
5472   /* PREFIX_VEX_0FF4 */
5473   {
5474     { Bad_Opcode },
5475     { Bad_Opcode },
5476     { VEX_W_TABLE (VEX_W_0FF4_P_2) },
5477   },
5478
5479   /* PREFIX_VEX_0FF5 */
5480   {
5481     { Bad_Opcode },
5482     { Bad_Opcode },
5483     { VEX_W_TABLE (VEX_W_0FF5_P_2) },
5484   },
5485
5486   /* PREFIX_VEX_0FF6 */
5487   {
5488     { Bad_Opcode },
5489     { Bad_Opcode },
5490     { VEX_W_TABLE (VEX_W_0FF6_P_2) },
5491   },
5492
5493   /* PREFIX_VEX_0FF7 */
5494   {
5495     { Bad_Opcode },
5496     { Bad_Opcode },
5497     { VEX_LEN_TABLE (VEX_LEN_0FF7_P_2) },
5498   },
5499
5500   /* PREFIX_VEX_0FF8 */
5501   {
5502     { Bad_Opcode },
5503     { Bad_Opcode },
5504     { VEX_W_TABLE (VEX_W_0FF8_P_2) },
5505   },
5506
5507   /* PREFIX_VEX_0FF9 */
5508   {
5509     { Bad_Opcode },
5510     { Bad_Opcode },
5511     { VEX_W_TABLE (VEX_W_0FF9_P_2) },
5512   },
5513
5514   /* PREFIX_VEX_0FFA */
5515   {
5516     { Bad_Opcode },
5517     { Bad_Opcode },
5518     { VEX_W_TABLE (VEX_W_0FFA_P_2) },
5519   },
5520
5521   /* PREFIX_VEX_0FFB */
5522   {
5523     { Bad_Opcode },
5524     { Bad_Opcode },
5525     { VEX_W_TABLE (VEX_W_0FFB_P_2) },
5526   },
5527
5528   /* PREFIX_VEX_0FFC */
5529   {
5530     { Bad_Opcode },
5531     { Bad_Opcode },
5532     { VEX_W_TABLE (VEX_W_0FFC_P_2) },
5533   },
5534
5535   /* PREFIX_VEX_0FFD */
5536   {
5537     { Bad_Opcode },
5538     { Bad_Opcode },
5539     { VEX_W_TABLE (VEX_W_0FFD_P_2) },
5540   },
5541
5542   /* PREFIX_VEX_0FFE */
5543   {
5544     { Bad_Opcode },
5545     { Bad_Opcode },
5546     { VEX_W_TABLE (VEX_W_0FFE_P_2) },
5547   },
5548
5549   /* PREFIX_VEX_0F3800 */
5550   {
5551     { Bad_Opcode },
5552     { Bad_Opcode },
5553     { VEX_W_TABLE (VEX_W_0F3800_P_2) },
5554   },
5555
5556   /* PREFIX_VEX_0F3801 */
5557   {
5558     { Bad_Opcode },
5559     { Bad_Opcode },
5560     { VEX_W_TABLE (VEX_W_0F3801_P_2) },
5561   },
5562
5563   /* PREFIX_VEX_0F3802 */
5564   {
5565     { Bad_Opcode },
5566     { Bad_Opcode },
5567     { VEX_W_TABLE (VEX_W_0F3802_P_2) },
5568   },
5569
5570   /* PREFIX_VEX_0F3803 */
5571   {
5572     { Bad_Opcode },
5573     { Bad_Opcode },
5574     { VEX_W_TABLE (VEX_W_0F3803_P_2) },
5575   },
5576
5577   /* PREFIX_VEX_0F3804 */
5578   {
5579     { Bad_Opcode },
5580     { Bad_Opcode },
5581     { VEX_W_TABLE (VEX_W_0F3804_P_2) },
5582   },
5583
5584   /* PREFIX_VEX_0F3805 */
5585   {
5586     { Bad_Opcode },
5587     { Bad_Opcode },
5588     { VEX_W_TABLE (VEX_W_0F3805_P_2) },
5589   },
5590
5591   /* PREFIX_VEX_0F3806 */
5592   {
5593     { Bad_Opcode },
5594     { Bad_Opcode },
5595     { VEX_W_TABLE (VEX_W_0F3806_P_2) },
5596   },
5597
5598   /* PREFIX_VEX_0F3807 */
5599   {
5600     { Bad_Opcode },
5601     { Bad_Opcode },
5602     { VEX_W_TABLE (VEX_W_0F3807_P_2) },
5603   },
5604
5605   /* PREFIX_VEX_0F3808 */
5606   {
5607     { Bad_Opcode },
5608     { Bad_Opcode },
5609     { VEX_W_TABLE (VEX_W_0F3808_P_2) },
5610   },
5611
5612   /* PREFIX_VEX_0F3809 */
5613   {
5614     { Bad_Opcode },
5615     { Bad_Opcode },
5616     { VEX_W_TABLE (VEX_W_0F3809_P_2) },
5617   },
5618
5619   /* PREFIX_VEX_0F380A */
5620   {
5621     { Bad_Opcode },
5622     { Bad_Opcode },
5623     { VEX_W_TABLE (VEX_W_0F380A_P_2) },
5624   },
5625
5626   /* PREFIX_VEX_0F380B */
5627   {
5628     { Bad_Opcode },
5629     { Bad_Opcode },
5630     { VEX_W_TABLE (VEX_W_0F380B_P_2) },
5631   },
5632
5633   /* PREFIX_VEX_0F380C */
5634   {
5635     { Bad_Opcode },
5636     { Bad_Opcode },
5637     { VEX_W_TABLE (VEX_W_0F380C_P_2) },
5638   },
5639
5640   /* PREFIX_VEX_0F380D */
5641   {
5642     { Bad_Opcode },
5643     { Bad_Opcode },
5644     { VEX_W_TABLE (VEX_W_0F380D_P_2) },
5645   },
5646
5647   /* PREFIX_VEX_0F380E */
5648   {
5649     { Bad_Opcode },
5650     { Bad_Opcode },
5651     { VEX_W_TABLE (VEX_W_0F380E_P_2) },
5652   },
5653
5654   /* PREFIX_VEX_0F380F */
5655   {
5656     { Bad_Opcode },
5657     { Bad_Opcode },
5658     { VEX_W_TABLE (VEX_W_0F380F_P_2) },
5659   },
5660
5661   /* PREFIX_VEX_0F3813 */
5662   {
5663     { Bad_Opcode },
5664     { Bad_Opcode },
5665     { "vcvtph2ps", { XM, EXxmmq }, 0 },
5666   },
5667
5668   /* PREFIX_VEX_0F3816 */
5669   {
5670     { Bad_Opcode },
5671     { Bad_Opcode },
5672     { VEX_LEN_TABLE (VEX_LEN_0F3816_P_2) },
5673   },
5674
5675   /* PREFIX_VEX_0F3817 */
5676   {
5677     { Bad_Opcode },
5678     { Bad_Opcode },
5679     { VEX_W_TABLE (VEX_W_0F3817_P_2) },
5680   },
5681
5682   /* PREFIX_VEX_0F3818 */
5683   {
5684     { Bad_Opcode },
5685     { Bad_Opcode },
5686     { VEX_W_TABLE (VEX_W_0F3818_P_2) },
5687   },
5688
5689   /* PREFIX_VEX_0F3819 */
5690   {
5691     { Bad_Opcode },
5692     { Bad_Opcode },
5693     { VEX_LEN_TABLE (VEX_LEN_0F3819_P_2) },
5694   },
5695
5696   /* PREFIX_VEX_0F381A */
5697   {
5698     { Bad_Opcode },
5699     { Bad_Opcode },
5700     { MOD_TABLE (MOD_VEX_0F381A_PREFIX_2) },
5701   },
5702
5703   /* PREFIX_VEX_0F381C */
5704   {
5705     { Bad_Opcode },
5706     { Bad_Opcode },
5707     { VEX_W_TABLE (VEX_W_0F381C_P_2) },
5708   },
5709
5710   /* PREFIX_VEX_0F381D */
5711   {
5712     { Bad_Opcode },
5713     { Bad_Opcode },
5714     { VEX_W_TABLE (VEX_W_0F381D_P_2) },
5715   },
5716
5717   /* PREFIX_VEX_0F381E */
5718   {
5719     { Bad_Opcode },
5720     { Bad_Opcode },
5721     { VEX_W_TABLE (VEX_W_0F381E_P_2) },
5722   },
5723
5724   /* PREFIX_VEX_0F3820 */
5725   {
5726     { Bad_Opcode },
5727     { Bad_Opcode },
5728     { VEX_W_TABLE (VEX_W_0F3820_P_2) },
5729   },
5730
5731   /* PREFIX_VEX_0F3821 */
5732   {
5733     { Bad_Opcode },
5734     { Bad_Opcode },
5735     { VEX_W_TABLE (VEX_W_0F3821_P_2) },
5736   },
5737
5738   /* PREFIX_VEX_0F3822 */
5739   {
5740     { Bad_Opcode },
5741     { Bad_Opcode },
5742     { VEX_W_TABLE (VEX_W_0F3822_P_2) },
5743   },
5744
5745   /* PREFIX_VEX_0F3823 */
5746   {
5747     { Bad_Opcode },
5748     { Bad_Opcode },
5749     { VEX_W_TABLE (VEX_W_0F3823_P_2) },
5750   },
5751
5752   /* PREFIX_VEX_0F3824 */
5753   {
5754     { Bad_Opcode },
5755     { Bad_Opcode },
5756     { VEX_W_TABLE (VEX_W_0F3824_P_2) },
5757   },
5758
5759   /* PREFIX_VEX_0F3825 */
5760   {
5761     { Bad_Opcode },
5762     { Bad_Opcode },
5763     { VEX_W_TABLE (VEX_W_0F3825_P_2) },
5764   },
5765
5766   /* PREFIX_VEX_0F3828 */
5767   {
5768     { Bad_Opcode },
5769     { Bad_Opcode },
5770     { VEX_W_TABLE (VEX_W_0F3828_P_2) },
5771   },
5772
5773   /* PREFIX_VEX_0F3829 */
5774   {
5775     { Bad_Opcode },
5776     { Bad_Opcode },
5777     { VEX_W_TABLE (VEX_W_0F3829_P_2) },
5778   },
5779
5780   /* PREFIX_VEX_0F382A */
5781   {
5782     { Bad_Opcode },
5783     { Bad_Opcode },
5784     { MOD_TABLE (MOD_VEX_0F382A_PREFIX_2) },
5785   },
5786
5787   /* PREFIX_VEX_0F382B */
5788   {
5789     { Bad_Opcode },
5790     { Bad_Opcode },
5791     { VEX_W_TABLE (VEX_W_0F382B_P_2) },
5792   },
5793
5794   /* PREFIX_VEX_0F382C */
5795   {
5796     { Bad_Opcode },
5797     { Bad_Opcode },
5798      { MOD_TABLE (MOD_VEX_0F382C_PREFIX_2) },
5799   },
5800
5801   /* PREFIX_VEX_0F382D */
5802   {
5803     { Bad_Opcode },
5804     { Bad_Opcode },
5805      { MOD_TABLE (MOD_VEX_0F382D_PREFIX_2) },
5806   },
5807
5808   /* PREFIX_VEX_0F382E */
5809   {
5810     { Bad_Opcode },
5811     { Bad_Opcode },
5812      { MOD_TABLE (MOD_VEX_0F382E_PREFIX_2) },
5813   },
5814
5815   /* PREFIX_VEX_0F382F */
5816   {
5817     { Bad_Opcode },
5818     { Bad_Opcode },
5819      { MOD_TABLE (MOD_VEX_0F382F_PREFIX_2) },
5820   },
5821
5822   /* PREFIX_VEX_0F3830 */
5823   {
5824     { Bad_Opcode },
5825     { Bad_Opcode },
5826     { VEX_W_TABLE (VEX_W_0F3830_P_2) },
5827   },
5828
5829   /* PREFIX_VEX_0F3831 */
5830   {
5831     { Bad_Opcode },
5832     { Bad_Opcode },
5833     { VEX_W_TABLE (VEX_W_0F3831_P_2) },
5834   },
5835
5836   /* PREFIX_VEX_0F3832 */
5837   {
5838     { Bad_Opcode },
5839     { Bad_Opcode },
5840     { VEX_W_TABLE (VEX_W_0F3832_P_2) },
5841   },
5842
5843   /* PREFIX_VEX_0F3833 */
5844   {
5845     { Bad_Opcode },
5846     { Bad_Opcode },
5847     { VEX_W_TABLE (VEX_W_0F3833_P_2) },
5848   },
5849
5850   /* PREFIX_VEX_0F3834 */
5851   {
5852     { Bad_Opcode },
5853     { Bad_Opcode },
5854     { VEX_W_TABLE (VEX_W_0F3834_P_2) },
5855   },
5856
5857   /* PREFIX_VEX_0F3835 */
5858   {
5859     { Bad_Opcode },
5860     { Bad_Opcode },
5861     { VEX_W_TABLE (VEX_W_0F3835_P_2) },
5862   },
5863
5864   /* PREFIX_VEX_0F3836 */
5865   {
5866     { Bad_Opcode },
5867     { Bad_Opcode },
5868     { VEX_LEN_TABLE (VEX_LEN_0F3836_P_2) },
5869   },
5870
5871   /* PREFIX_VEX_0F3837 */
5872   {
5873     { Bad_Opcode },
5874     { Bad_Opcode },
5875     { VEX_W_TABLE (VEX_W_0F3837_P_2) },
5876   },
5877
5878   /* PREFIX_VEX_0F3838 */
5879   {
5880     { Bad_Opcode },
5881     { Bad_Opcode },
5882     { VEX_W_TABLE (VEX_W_0F3838_P_2) },
5883   },
5884
5885   /* PREFIX_VEX_0F3839 */
5886   {
5887     { Bad_Opcode },
5888     { Bad_Opcode },
5889     { VEX_W_TABLE (VEX_W_0F3839_P_2) },
5890   },
5891
5892   /* PREFIX_VEX_0F383A */
5893   {
5894     { Bad_Opcode },
5895     { Bad_Opcode },
5896     { VEX_W_TABLE (VEX_W_0F383A_P_2) },
5897   },
5898
5899   /* PREFIX_VEX_0F383B */
5900   {
5901     { Bad_Opcode },
5902     { Bad_Opcode },
5903     { VEX_W_TABLE (VEX_W_0F383B_P_2) },
5904   },
5905
5906   /* PREFIX_VEX_0F383C */
5907   {
5908     { Bad_Opcode },
5909     { Bad_Opcode },
5910     { VEX_W_TABLE (VEX_W_0F383C_P_2) },
5911   },
5912
5913   /* PREFIX_VEX_0F383D */
5914   {
5915     { Bad_Opcode },
5916     { Bad_Opcode },
5917     { VEX_W_TABLE (VEX_W_0F383D_P_2) },
5918   },
5919
5920   /* PREFIX_VEX_0F383E */
5921   {
5922     { Bad_Opcode },
5923     { Bad_Opcode },
5924     { VEX_W_TABLE (VEX_W_0F383E_P_2) },
5925   },
5926
5927   /* PREFIX_VEX_0F383F */
5928   {
5929     { Bad_Opcode },
5930     { Bad_Opcode },
5931     { VEX_W_TABLE (VEX_W_0F383F_P_2) },
5932   },
5933
5934   /* PREFIX_VEX_0F3840 */
5935   {
5936     { Bad_Opcode },
5937     { Bad_Opcode },
5938     { VEX_W_TABLE (VEX_W_0F3840_P_2) },
5939   },
5940
5941   /* PREFIX_VEX_0F3841 */
5942   {
5943     { Bad_Opcode },
5944     { Bad_Opcode },
5945     { VEX_LEN_TABLE (VEX_LEN_0F3841_P_2) },
5946   },
5947
5948   /* PREFIX_VEX_0F3845 */
5949   {
5950     { Bad_Opcode },
5951     { Bad_Opcode },
5952     { "vpsrlv%LW", { XM, Vex, EXx }, 0 },
5953   },
5954
5955   /* PREFIX_VEX_0F3846 */
5956   {
5957     { Bad_Opcode },
5958     { Bad_Opcode },
5959     { VEX_W_TABLE (VEX_W_0F3846_P_2) },
5960   },
5961
5962   /* PREFIX_VEX_0F3847 */
5963   {
5964     { Bad_Opcode },
5965     { Bad_Opcode },
5966     { "vpsllv%LW", { XM, Vex, EXx }, 0 },
5967   },
5968
5969   /* PREFIX_VEX_0F3858 */
5970   {
5971     { Bad_Opcode },
5972     { Bad_Opcode },
5973     { VEX_W_TABLE (VEX_W_0F3858_P_2) },
5974   },
5975
5976   /* PREFIX_VEX_0F3859 */
5977   {
5978     { Bad_Opcode },
5979     { Bad_Opcode },
5980     { VEX_W_TABLE (VEX_W_0F3859_P_2) },
5981   },
5982
5983   /* PREFIX_VEX_0F385A */
5984   {
5985     { Bad_Opcode },
5986     { Bad_Opcode },
5987     { MOD_TABLE (MOD_VEX_0F385A_PREFIX_2) },
5988   },
5989
5990   /* PREFIX_VEX_0F3878 */
5991   {
5992     { Bad_Opcode },
5993     { Bad_Opcode },
5994     { VEX_W_TABLE (VEX_W_0F3878_P_2) },
5995   },
5996
5997   /* PREFIX_VEX_0F3879 */
5998   {
5999     { Bad_Opcode },
6000     { Bad_Opcode },
6001     { VEX_W_TABLE (VEX_W_0F3879_P_2) },
6002   },
6003
6004   /* PREFIX_VEX_0F388C */
6005   {
6006     { Bad_Opcode },
6007     { Bad_Opcode },
6008     { MOD_TABLE (MOD_VEX_0F388C_PREFIX_2) },
6009   },
6010
6011   /* PREFIX_VEX_0F388E */
6012   {
6013     { Bad_Opcode },
6014     { Bad_Opcode },
6015     { MOD_TABLE (MOD_VEX_0F388E_PREFIX_2) },
6016   },
6017
6018   /* PREFIX_VEX_0F3890 */
6019   {
6020     { Bad_Opcode },
6021     { Bad_Opcode },
6022     { "vpgatherd%LW", { XM, MVexVSIBDWpX, Vex }, 0 },
6023   },
6024
6025   /* PREFIX_VEX_0F3891 */
6026   {
6027     { Bad_Opcode },
6028     { Bad_Opcode },
6029     { "vpgatherq%LW", { XMGatherQ, MVexVSIBQWpX, VexGatherQ }, 0 },
6030   },
6031
6032   /* PREFIX_VEX_0F3892 */
6033   {
6034     { Bad_Opcode },
6035     { Bad_Opcode },
6036     { "vgatherdp%XW", { XM, MVexVSIBDWpX, Vex }, 0 },
6037   },
6038
6039   /* PREFIX_VEX_0F3893 */
6040   {
6041     { Bad_Opcode },
6042     { Bad_Opcode },
6043     { "vgatherqp%XW", { XMGatherQ, MVexVSIBQWpX, VexGatherQ }, 0 },
6044   },
6045
6046   /* PREFIX_VEX_0F3896 */
6047   {
6048     { Bad_Opcode },
6049     { Bad_Opcode },
6050     { "vfmaddsub132p%XW", { XM, Vex, EXx }, 0 },
6051   },
6052
6053   /* PREFIX_VEX_0F3897 */
6054   {
6055     { Bad_Opcode },
6056     { Bad_Opcode },
6057     { "vfmsubadd132p%XW", { XM, Vex, EXx }, 0 },
6058   },
6059
6060   /* PREFIX_VEX_0F3898 */
6061   {
6062     { Bad_Opcode },
6063     { Bad_Opcode },
6064     { "vfmadd132p%XW", { XM, Vex, EXx }, 0 },
6065   },
6066
6067   /* PREFIX_VEX_0F3899 */
6068   {
6069     { Bad_Opcode },
6070     { Bad_Opcode },
6071     { "vfmadd132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6072   },
6073
6074   /* PREFIX_VEX_0F389A */
6075   {
6076     { Bad_Opcode },
6077     { Bad_Opcode },
6078     { "vfmsub132p%XW", { XM, Vex, EXx }, 0 },
6079   },
6080
6081   /* PREFIX_VEX_0F389B */
6082   {
6083     { Bad_Opcode },
6084     { Bad_Opcode },
6085     { "vfmsub132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6086   },
6087
6088   /* PREFIX_VEX_0F389C */
6089   {
6090     { Bad_Opcode },
6091     { Bad_Opcode },
6092     { "vfnmadd132p%XW", { XM, Vex, EXx }, 0 },
6093   },
6094
6095   /* PREFIX_VEX_0F389D */
6096   {
6097     { Bad_Opcode },
6098     { Bad_Opcode },
6099     { "vfnmadd132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6100   },
6101
6102   /* PREFIX_VEX_0F389E */
6103   {
6104     { Bad_Opcode },
6105     { Bad_Opcode },
6106     { "vfnmsub132p%XW", { XM, Vex, EXx }, 0 },
6107   },
6108
6109   /* PREFIX_VEX_0F389F */
6110   {
6111     { Bad_Opcode },
6112     { Bad_Opcode },
6113     { "vfnmsub132s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6114   },
6115
6116   /* PREFIX_VEX_0F38A6 */
6117   {
6118     { Bad_Opcode },
6119     { Bad_Opcode },
6120     { "vfmaddsub213p%XW", { XM, Vex, EXx }, 0 },
6121     { Bad_Opcode },
6122   },
6123
6124   /* PREFIX_VEX_0F38A7 */
6125   {
6126     { Bad_Opcode },
6127     { Bad_Opcode },
6128     { "vfmsubadd213p%XW", { XM, Vex, EXx }, 0 },
6129   },
6130
6131   /* PREFIX_VEX_0F38A8 */
6132   {
6133     { Bad_Opcode },
6134     { Bad_Opcode },
6135     { "vfmadd213p%XW", { XM, Vex, EXx }, 0 },
6136   },
6137
6138   /* PREFIX_VEX_0F38A9 */
6139   {
6140     { Bad_Opcode },
6141     { Bad_Opcode },
6142     { "vfmadd213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6143   },
6144
6145   /* PREFIX_VEX_0F38AA */
6146   {
6147     { Bad_Opcode },
6148     { Bad_Opcode },
6149     { "vfmsub213p%XW", { XM, Vex, EXx }, 0 },
6150   },
6151
6152   /* PREFIX_VEX_0F38AB */
6153   {
6154     { Bad_Opcode },
6155     { Bad_Opcode },
6156     { "vfmsub213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6157   },
6158
6159   /* PREFIX_VEX_0F38AC */
6160   {
6161     { Bad_Opcode },
6162     { Bad_Opcode },
6163     { "vfnmadd213p%XW", { XM, Vex, EXx }, 0 },
6164   },
6165
6166   /* PREFIX_VEX_0F38AD */
6167   {
6168     { Bad_Opcode },
6169     { Bad_Opcode },
6170     { "vfnmadd213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6171   },
6172
6173   /* PREFIX_VEX_0F38AE */
6174   {
6175     { Bad_Opcode },
6176     { Bad_Opcode },
6177     { "vfnmsub213p%XW", { XM, Vex, EXx }, 0 },
6178   },
6179
6180   /* PREFIX_VEX_0F38AF */
6181   {
6182     { Bad_Opcode },
6183     { Bad_Opcode },
6184     { "vfnmsub213s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6185   },
6186
6187   /* PREFIX_VEX_0F38B6 */
6188   {
6189     { Bad_Opcode },
6190     { Bad_Opcode },
6191     { "vfmaddsub231p%XW", { XM, Vex, EXx }, 0 },
6192   },
6193
6194   /* PREFIX_VEX_0F38B7 */
6195   {
6196     { Bad_Opcode },
6197     { Bad_Opcode },
6198     { "vfmsubadd231p%XW", { XM, Vex, EXx }, 0 },
6199   },
6200
6201   /* PREFIX_VEX_0F38B8 */
6202   {
6203     { Bad_Opcode },
6204     { Bad_Opcode },
6205     { "vfmadd231p%XW", { XM, Vex, EXx }, 0 },
6206   },
6207
6208   /* PREFIX_VEX_0F38B9 */
6209   {
6210     { Bad_Opcode },
6211     { Bad_Opcode },
6212     { "vfmadd231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6213   },
6214
6215   /* PREFIX_VEX_0F38BA */
6216   {
6217     { Bad_Opcode },
6218     { Bad_Opcode },
6219     { "vfmsub231p%XW", { XM, Vex, EXx }, 0 },
6220   },
6221
6222   /* PREFIX_VEX_0F38BB */
6223   {
6224     { Bad_Opcode },
6225     { Bad_Opcode },
6226     { "vfmsub231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6227   },
6228
6229   /* PREFIX_VEX_0F38BC */
6230   {
6231     { Bad_Opcode },
6232     { Bad_Opcode },
6233     { "vfnmadd231p%XW", { XM, Vex, EXx }, 0 },
6234   },
6235
6236   /* PREFIX_VEX_0F38BD */
6237   {
6238     { Bad_Opcode },
6239     { Bad_Opcode },
6240     { "vfnmadd231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6241   },
6242
6243   /* PREFIX_VEX_0F38BE */
6244   {
6245     { Bad_Opcode },
6246     { Bad_Opcode },
6247     { "vfnmsub231p%XW", { XM, Vex, EXx }, 0 },
6248   },
6249
6250   /* PREFIX_VEX_0F38BF */
6251   {
6252     { Bad_Opcode },
6253     { Bad_Opcode },
6254     { "vfnmsub231s%XW", { XMScalar, VexScalar, EXVexWdqScalar }, 0 },
6255   },
6256
6257   /* PREFIX_VEX_0F38DB */
6258   {
6259     { Bad_Opcode },
6260     { Bad_Opcode },
6261     { VEX_LEN_TABLE (VEX_LEN_0F38DB_P_2) },
6262   },
6263
6264   /* PREFIX_VEX_0F38DC */
6265   {
6266     { Bad_Opcode },
6267     { Bad_Opcode },
6268     { VEX_LEN_TABLE (VEX_LEN_0F38DC_P_2) },
6269   },
6270
6271   /* PREFIX_VEX_0F38DD */
6272   {
6273     { Bad_Opcode },
6274     { Bad_Opcode },
6275     { VEX_LEN_TABLE (VEX_LEN_0F38DD_P_2) },
6276   },
6277
6278   /* PREFIX_VEX_0F38DE */
6279   {
6280     { Bad_Opcode },
6281     { Bad_Opcode },
6282     { VEX_LEN_TABLE (VEX_LEN_0F38DE_P_2) },
6283   },
6284
6285   /* PREFIX_VEX_0F38DF */
6286   {
6287     { Bad_Opcode },
6288     { Bad_Opcode },
6289     { VEX_LEN_TABLE (VEX_LEN_0F38DF_P_2) },
6290   },
6291
6292   /* PREFIX_VEX_0F38F2 */
6293   {
6294     { VEX_LEN_TABLE (VEX_LEN_0F38F2_P_0) },
6295   },
6296
6297   /* PREFIX_VEX_0F38F3_REG_1 */
6298   {
6299     { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_1_P_0) },
6300   },
6301
6302   /* PREFIX_VEX_0F38F3_REG_2 */
6303   {
6304     { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_2_P_0) },
6305   },
6306
6307   /* PREFIX_VEX_0F38F3_REG_3 */
6308   {
6309     { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_3_P_0) },
6310   },
6311
6312   /* PREFIX_VEX_0F38F5 */
6313   {
6314     { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_0) },
6315     { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_1) },
6316     { Bad_Opcode },
6317     { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_3) },
6318   },
6319
6320   /* PREFIX_VEX_0F38F6 */
6321   {
6322     { Bad_Opcode },
6323     { Bad_Opcode },
6324     { Bad_Opcode },
6325     { VEX_LEN_TABLE (VEX_LEN_0F38F6_P_3) },
6326   },
6327
6328   /* PREFIX_VEX_0F38F7 */
6329   {
6330     { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_0) },
6331     { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_1) },
6332     { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_2) },
6333     { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_3) },
6334   },
6335
6336   /* PREFIX_VEX_0F3A00 */
6337   {
6338     { Bad_Opcode },
6339     { Bad_Opcode },
6340     { VEX_LEN_TABLE (VEX_LEN_0F3A00_P_2) },
6341   },
6342
6343   /* PREFIX_VEX_0F3A01 */
6344   {
6345     { Bad_Opcode },
6346     { Bad_Opcode },
6347     { VEX_LEN_TABLE (VEX_LEN_0F3A01_P_2) },
6348   },
6349
6350   /* PREFIX_VEX_0F3A02 */
6351   {
6352     { Bad_Opcode },
6353     { Bad_Opcode },
6354     { VEX_W_TABLE (VEX_W_0F3A02_P_2) },
6355   },
6356
6357   /* PREFIX_VEX_0F3A04 */
6358   {
6359     { Bad_Opcode },
6360     { Bad_Opcode },
6361     { VEX_W_TABLE (VEX_W_0F3A04_P_2) },
6362   },
6363
6364   /* PREFIX_VEX_0F3A05 */
6365   {
6366     { Bad_Opcode },
6367     { Bad_Opcode },
6368     { VEX_W_TABLE (VEX_W_0F3A05_P_2) },
6369   },
6370
6371   /* PREFIX_VEX_0F3A06 */
6372   {
6373     { Bad_Opcode },
6374     { Bad_Opcode },
6375     { VEX_LEN_TABLE (VEX_LEN_0F3A06_P_2) },
6376   },
6377
6378   /* PREFIX_VEX_0F3A08 */
6379   {
6380     { Bad_Opcode },
6381     { Bad_Opcode },
6382     { VEX_W_TABLE (VEX_W_0F3A08_P_2) },
6383   },
6384
6385   /* PREFIX_VEX_0F3A09 */
6386   {
6387     { Bad_Opcode },
6388     { Bad_Opcode },
6389     { VEX_W_TABLE (VEX_W_0F3A09_P_2) },
6390   },
6391
6392   /* PREFIX_VEX_0F3A0A */
6393   {
6394     { Bad_Opcode },
6395     { Bad_Opcode },
6396     { VEX_LEN_TABLE (VEX_LEN_0F3A0A_P_2) },
6397   },
6398
6399   /* PREFIX_VEX_0F3A0B */
6400   {
6401     { Bad_Opcode },
6402     { Bad_Opcode },
6403     { VEX_LEN_TABLE (VEX_LEN_0F3A0B_P_2) },
6404   },
6405
6406   /* PREFIX_VEX_0F3A0C */
6407   {
6408     { Bad_Opcode },
6409     { Bad_Opcode },
6410     { VEX_W_TABLE (VEX_W_0F3A0C_P_2) },
6411   },
6412
6413   /* PREFIX_VEX_0F3A0D */
6414   {
6415     { Bad_Opcode },
6416     { Bad_Opcode },
6417     { VEX_W_TABLE (VEX_W_0F3A0D_P_2) },
6418   },
6419
6420   /* PREFIX_VEX_0F3A0E */
6421   {
6422     { Bad_Opcode },
6423     { Bad_Opcode },
6424     { VEX_W_TABLE (VEX_W_0F3A0E_P_2) },
6425   },
6426
6427   /* PREFIX_VEX_0F3A0F */
6428   {
6429     { Bad_Opcode },
6430     { Bad_Opcode },
6431     { VEX_W_TABLE (VEX_W_0F3A0F_P_2) },
6432   },
6433
6434   /* PREFIX_VEX_0F3A14 */
6435   {
6436     { Bad_Opcode },
6437     { Bad_Opcode },
6438     { VEX_LEN_TABLE (VEX_LEN_0F3A14_P_2) },
6439   },
6440
6441   /* PREFIX_VEX_0F3A15 */
6442   {
6443     { Bad_Opcode },
6444     { Bad_Opcode },
6445     { VEX_LEN_TABLE (VEX_LEN_0F3A15_P_2) },
6446   },
6447
6448   /* PREFIX_VEX_0F3A16 */
6449   {
6450     { Bad_Opcode },
6451     { Bad_Opcode },
6452     { VEX_LEN_TABLE (VEX_LEN_0F3A16_P_2) },
6453   },
6454
6455   /* PREFIX_VEX_0F3A17 */
6456   {
6457     { Bad_Opcode },
6458     { Bad_Opcode },
6459     { VEX_LEN_TABLE (VEX_LEN_0F3A17_P_2) },
6460   },
6461
6462   /* PREFIX_VEX_0F3A18 */
6463   {
6464     { Bad_Opcode },
6465     { Bad_Opcode },
6466     { VEX_LEN_TABLE (VEX_LEN_0F3A18_P_2) },
6467   },
6468
6469   /* PREFIX_VEX_0F3A19 */
6470   {
6471     { Bad_Opcode },
6472     { Bad_Opcode },
6473     { VEX_LEN_TABLE (VEX_LEN_0F3A19_P_2) },
6474   },
6475
6476   /* PREFIX_VEX_0F3A1D */
6477   {
6478     { Bad_Opcode },
6479     { Bad_Opcode },
6480     { "vcvtps2ph", { EXxmmq, XM, Ib }, 0 },
6481   },
6482
6483   /* PREFIX_VEX_0F3A20 */
6484   {
6485     { Bad_Opcode },
6486     { Bad_Opcode },
6487     { VEX_LEN_TABLE (VEX_LEN_0F3A20_P_2) },
6488   },
6489
6490   /* PREFIX_VEX_0F3A21 */
6491   {
6492     { Bad_Opcode },
6493     { Bad_Opcode },
6494     { VEX_LEN_TABLE (VEX_LEN_0F3A21_P_2) },
6495   },
6496
6497   /* PREFIX_VEX_0F3A22 */
6498   {
6499     { Bad_Opcode },
6500     { Bad_Opcode },
6501     { VEX_LEN_TABLE (VEX_LEN_0F3A22_P_2) },
6502   },
6503
6504   /* PREFIX_VEX_0F3A30 */
6505   {
6506     { Bad_Opcode },
6507     { Bad_Opcode },
6508     { VEX_LEN_TABLE (VEX_LEN_0F3A30_P_2) },
6509   },
6510
6511   /* PREFIX_VEX_0F3A31 */
6512   {
6513     { Bad_Opcode },
6514     { Bad_Opcode },
6515     { VEX_LEN_TABLE (VEX_LEN_0F3A31_P_2) },
6516   },
6517
6518   /* PREFIX_VEX_0F3A32 */
6519   {
6520     { Bad_Opcode },
6521     { Bad_Opcode },
6522     { VEX_LEN_TABLE (VEX_LEN_0F3A32_P_2) },
6523   },
6524
6525   /* PREFIX_VEX_0F3A33 */
6526   {
6527     { Bad_Opcode },
6528     { Bad_Opcode },
6529     { VEX_LEN_TABLE (VEX_LEN_0F3A33_P_2) },
6530   },
6531
6532   /* PREFIX_VEX_0F3A38 */
6533   {
6534     { Bad_Opcode },
6535     { Bad_Opcode },
6536     { VEX_LEN_TABLE (VEX_LEN_0F3A38_P_2) },
6537   },
6538
6539   /* PREFIX_VEX_0F3A39 */
6540   {
6541     { Bad_Opcode },
6542     { Bad_Opcode },
6543     { VEX_LEN_TABLE (VEX_LEN_0F3A39_P_2) },
6544   },
6545
6546   /* PREFIX_VEX_0F3A40 */
6547   {
6548     { Bad_Opcode },
6549     { Bad_Opcode },
6550     { VEX_W_TABLE (VEX_W_0F3A40_P_2) },
6551   },
6552
6553   /* PREFIX_VEX_0F3A41 */
6554   {
6555     { Bad_Opcode },
6556     { Bad_Opcode },
6557     { VEX_LEN_TABLE (VEX_LEN_0F3A41_P_2) },
6558   },
6559
6560   /* PREFIX_VEX_0F3A42 */
6561   {
6562     { Bad_Opcode },
6563     { Bad_Opcode },
6564     { VEX_W_TABLE (VEX_W_0F3A42_P_2) },
6565   },
6566
6567   /* PREFIX_VEX_0F3A44 */
6568   {
6569     { Bad_Opcode },
6570     { Bad_Opcode },
6571     { VEX_LEN_TABLE (VEX_LEN_0F3A44_P_2) },
6572   },
6573
6574   /* PREFIX_VEX_0F3A46 */
6575   {
6576     { Bad_Opcode },
6577     { Bad_Opcode },
6578     { VEX_LEN_TABLE (VEX_LEN_0F3A46_P_2) },
6579   },
6580
6581   /* PREFIX_VEX_0F3A48 */
6582   {
6583     { Bad_Opcode },
6584     { Bad_Opcode },
6585     { VEX_W_TABLE (VEX_W_0F3A48_P_2) },
6586   },
6587
6588   /* PREFIX_VEX_0F3A49 */
6589   {
6590     { Bad_Opcode },
6591     { Bad_Opcode },
6592     { VEX_W_TABLE (VEX_W_0F3A49_P_2) },
6593   },
6594
6595   /* PREFIX_VEX_0F3A4A */
6596   {
6597     { Bad_Opcode },
6598     { Bad_Opcode },
6599     { VEX_W_TABLE (VEX_W_0F3A4A_P_2) },
6600   },
6601
6602   /* PREFIX_VEX_0F3A4B */
6603   {
6604     { Bad_Opcode },
6605     { Bad_Opcode },
6606     { VEX_W_TABLE (VEX_W_0F3A4B_P_2) },
6607   },
6608
6609   /* PREFIX_VEX_0F3A4C */
6610   {
6611     { Bad_Opcode },
6612     { Bad_Opcode },
6613     { VEX_W_TABLE (VEX_W_0F3A4C_P_2) },
6614   },
6615
6616   /* PREFIX_VEX_0F3A5C */
6617   {
6618     { Bad_Opcode },
6619     { Bad_Opcode },
6620     { "vfmaddsubps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6621   },
6622
6623   /* PREFIX_VEX_0F3A5D */
6624   {
6625     { Bad_Opcode },
6626     { Bad_Opcode },
6627     { "vfmaddsubpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6628   },
6629
6630   /* PREFIX_VEX_0F3A5E */
6631   {
6632     { Bad_Opcode },
6633     { Bad_Opcode },
6634     { "vfmsubaddps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6635   },
6636
6637   /* PREFIX_VEX_0F3A5F */
6638   {
6639     { Bad_Opcode },
6640     { Bad_Opcode },
6641     { "vfmsubaddpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6642   },
6643
6644   /* PREFIX_VEX_0F3A60 */
6645   {
6646     { Bad_Opcode },
6647     { Bad_Opcode },
6648     { VEX_LEN_TABLE (VEX_LEN_0F3A60_P_2) },
6649     { Bad_Opcode },
6650   },
6651
6652   /* PREFIX_VEX_0F3A61 */
6653   {
6654     { Bad_Opcode },
6655     { Bad_Opcode },
6656     { VEX_LEN_TABLE (VEX_LEN_0F3A61_P_2) },
6657   },
6658
6659   /* PREFIX_VEX_0F3A62 */
6660   {
6661     { Bad_Opcode },
6662     { Bad_Opcode },
6663     { VEX_LEN_TABLE (VEX_LEN_0F3A62_P_2) },
6664   },
6665
6666   /* PREFIX_VEX_0F3A63 */
6667   {
6668     { Bad_Opcode },
6669     { Bad_Opcode },
6670     { VEX_LEN_TABLE (VEX_LEN_0F3A63_P_2) },
6671   },
6672
6673   /* PREFIX_VEX_0F3A68 */
6674   {
6675     { Bad_Opcode },
6676     { Bad_Opcode },
6677     { "vfmaddps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6678   },
6679
6680   /* PREFIX_VEX_0F3A69 */
6681   {
6682     { Bad_Opcode },
6683     { Bad_Opcode },
6684     { "vfmaddpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6685   },
6686
6687   /* PREFIX_VEX_0F3A6A */
6688   {
6689     { Bad_Opcode },
6690     { Bad_Opcode },
6691     { VEX_LEN_TABLE (VEX_LEN_0F3A6A_P_2) },
6692   },
6693
6694   /* PREFIX_VEX_0F3A6B */
6695   {
6696     { Bad_Opcode },
6697     { Bad_Opcode },
6698     { VEX_LEN_TABLE (VEX_LEN_0F3A6B_P_2) },
6699   },
6700
6701   /* PREFIX_VEX_0F3A6C */
6702   {
6703     { Bad_Opcode },
6704     { Bad_Opcode },
6705     { "vfmsubps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6706   },
6707
6708   /* PREFIX_VEX_0F3A6D */
6709   {
6710     { Bad_Opcode },
6711     { Bad_Opcode },
6712     { "vfmsubpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6713   },
6714
6715   /* PREFIX_VEX_0F3A6E */
6716   {
6717     { Bad_Opcode },
6718     { Bad_Opcode },
6719     { VEX_LEN_TABLE (VEX_LEN_0F3A6E_P_2) },
6720   },
6721
6722   /* PREFIX_VEX_0F3A6F */
6723   {
6724     { Bad_Opcode },
6725     { Bad_Opcode },
6726     { VEX_LEN_TABLE (VEX_LEN_0F3A6F_P_2) },
6727   },
6728
6729   /* PREFIX_VEX_0F3A78 */
6730   {
6731     { Bad_Opcode },
6732     { Bad_Opcode },
6733     { "vfnmaddps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6734   },
6735
6736   /* PREFIX_VEX_0F3A79 */
6737   {
6738     { Bad_Opcode },
6739     { Bad_Opcode },
6740     { "vfnmaddpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6741   },
6742
6743   /* PREFIX_VEX_0F3A7A */
6744   {
6745     { Bad_Opcode },
6746     { Bad_Opcode },
6747     { VEX_LEN_TABLE (VEX_LEN_0F3A7A_P_2) },
6748   },
6749
6750   /* PREFIX_VEX_0F3A7B */
6751   {
6752     { Bad_Opcode },
6753     { Bad_Opcode },
6754     { VEX_LEN_TABLE (VEX_LEN_0F3A7B_P_2) },
6755   },
6756
6757   /* PREFIX_VEX_0F3A7C */
6758   {
6759     { Bad_Opcode },
6760     { Bad_Opcode },
6761     { "vfnmsubps", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6762     { Bad_Opcode },
6763   },
6764
6765   /* PREFIX_VEX_0F3A7D */
6766   {
6767     { Bad_Opcode },
6768     { Bad_Opcode },
6769     { "vfnmsubpd", { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
6770   },
6771
6772   /* PREFIX_VEX_0F3A7E */
6773   {
6774     { Bad_Opcode },
6775     { Bad_Opcode },
6776     { VEX_LEN_TABLE (VEX_LEN_0F3A7E_P_2) },
6777   },
6778
6779   /* PREFIX_VEX_0F3A7F */
6780   {
6781     { Bad_Opcode },
6782     { Bad_Opcode },
6783     { VEX_LEN_TABLE (VEX_LEN_0F3A7F_P_2) },
6784   },
6785
6786   /* PREFIX_VEX_0F3ADF */
6787   {
6788     { Bad_Opcode },
6789     { Bad_Opcode },
6790     { VEX_LEN_TABLE (VEX_LEN_0F3ADF_P_2) },
6791   },
6792
6793   /* PREFIX_VEX_0F3AF0 */
6794   {
6795     { Bad_Opcode },
6796     { Bad_Opcode },
6797     { Bad_Opcode },
6798     { VEX_LEN_TABLE (VEX_LEN_0F3AF0_P_3) },
6799   },
6800
6801 #define NEED_PREFIX_TABLE
6802 #include "i386-dis-evex.h"
6803 #undef NEED_PREFIX_TABLE
6804 };
6805
6806 static const struct dis386 x86_64_table[][2] = {
6807   /* X86_64_06 */
6808   {
6809     { "pushP", { es }, 0 },
6810   },
6811
6812   /* X86_64_07 */
6813   {
6814     { "popP", { es }, 0 },
6815   },
6816
6817   /* X86_64_0D */
6818   {
6819     { "pushP", { cs }, 0 },
6820   },
6821
6822   /* X86_64_16 */
6823   {
6824     { "pushP", { ss }, 0 },
6825   },
6826
6827   /* X86_64_17 */
6828   {
6829     { "popP", { ss }, 0 },
6830   },
6831
6832   /* X86_64_1E */
6833   {
6834     { "pushP", { ds }, 0 },
6835   },
6836
6837   /* X86_64_1F */
6838   {
6839     { "popP", { ds }, 0 },
6840   },
6841
6842   /* X86_64_27 */
6843   {
6844     { "daa", { XX }, 0 },
6845   },
6846
6847   /* X86_64_2F */
6848   {
6849     { "das", { XX }, 0 },
6850   },
6851
6852   /* X86_64_37 */
6853   {
6854     { "aaa", { XX }, 0 },
6855   },
6856
6857   /* X86_64_3F */
6858   {
6859     { "aas", { XX }, 0 },
6860   },
6861
6862   /* X86_64_60 */
6863   {
6864     { "pushaP", { XX }, 0 },
6865   },
6866
6867   /* X86_64_61 */
6868   {
6869     { "popaP", { XX }, 0 },
6870   },
6871
6872   /* X86_64_62 */
6873   {
6874     { MOD_TABLE (MOD_62_32BIT) },
6875     { EVEX_TABLE (EVEX_0F) },
6876   },
6877
6878   /* X86_64_63 */
6879   {
6880     { "arpl", { Ew, Gw }, 0 },
6881     { "movs{lq|xd}", { Gv, Ed }, 0 },
6882   },
6883
6884   /* X86_64_6D */
6885   {
6886     { "ins{R|}", { Yzr, indirDX }, 0 },
6887     { "ins{G|}", { Yzr, indirDX }, 0 },
6888   },
6889
6890   /* X86_64_6F */
6891   {
6892     { "outs{R|}", { indirDXr, Xz }, 0 },
6893     { "outs{G|}", { indirDXr, Xz }, 0 },
6894   },
6895
6896   /* X86_64_9A */
6897   {
6898     { "Jcall{T|}", { Ap }, 0 },
6899   },
6900
6901   /* X86_64_C4 */
6902   {
6903     { MOD_TABLE (MOD_C4_32BIT) },
6904     { VEX_C4_TABLE (VEX_0F) },
6905   },
6906
6907   /* X86_64_C5 */
6908   {
6909     { MOD_TABLE (MOD_C5_32BIT) },
6910     { VEX_C5_TABLE (VEX_0F) },
6911   },
6912
6913   /* X86_64_CE */
6914   {
6915     { "into", { XX }, 0 },
6916   },
6917
6918   /* X86_64_D4 */
6919   {
6920     { "aam", { Ib }, 0 },
6921   },
6922
6923   /* X86_64_D5 */
6924   {
6925     { "aad", { Ib }, 0 },
6926   },
6927
6928   /* X86_64_E8 */
6929   {
6930     { "callP",          { Jv, BND }, 0 },
6931     { "call@",          { Jv, BND }, 0 }
6932   },
6933
6934   /* X86_64_E9 */
6935   {
6936     { "jmpP",           { Jv, BND }, 0 },
6937     { "jmp@",           { Jv, BND }, 0 }
6938   },
6939
6940   /* X86_64_EA */
6941   {
6942     { "Jjmp{T|}", { Ap }, 0 },
6943   },
6944
6945   /* X86_64_0F01_REG_0 */
6946   {
6947     { "sgdt{Q|IQ}", { M }, 0 },
6948     { "sgdt", { M }, 0 },
6949   },
6950
6951   /* X86_64_0F01_REG_1 */
6952   {
6953     { "sidt{Q|IQ}", { M }, 0 },
6954     { "sidt", { M }, 0 },
6955   },
6956
6957   /* X86_64_0F01_REG_2 */
6958   {
6959     { "lgdt{Q|Q}", { M }, 0 },
6960     { "lgdt", { M }, 0 },
6961   },
6962
6963   /* X86_64_0F01_REG_3 */
6964   {
6965     { "lidt{Q|Q}", { M }, 0 },
6966     { "lidt", { M }, 0 },
6967   },
6968 };
6969
6970 static const struct dis386 three_byte_table[][256] = {
6971
6972   /* THREE_BYTE_0F38 */
6973   {
6974     /* 00 */
6975     { "pshufb",         { MX, EM }, PREFIX_OPCODE },
6976     { "phaddw",         { MX, EM }, PREFIX_OPCODE },
6977     { "phaddd",         { MX, EM }, PREFIX_OPCODE },
6978     { "phaddsw",        { MX, EM }, PREFIX_OPCODE },
6979     { "pmaddubsw",      { MX, EM }, PREFIX_OPCODE },
6980     { "phsubw",         { MX, EM }, PREFIX_OPCODE },
6981     { "phsubd",         { MX, EM }, PREFIX_OPCODE },
6982     { "phsubsw",        { MX, EM }, PREFIX_OPCODE },
6983     /* 08 */
6984     { "psignb",         { MX, EM }, PREFIX_OPCODE },
6985     { "psignw",         { MX, EM }, PREFIX_OPCODE },
6986     { "psignd",         { MX, EM }, PREFIX_OPCODE },
6987     { "pmulhrsw",       { MX, EM }, PREFIX_OPCODE },
6988     { Bad_Opcode },
6989     { Bad_Opcode },
6990     { Bad_Opcode },
6991     { Bad_Opcode },
6992     /* 10 */
6993     { PREFIX_TABLE (PREFIX_0F3810) },
6994     { Bad_Opcode },
6995     { Bad_Opcode },
6996     { Bad_Opcode },
6997     { PREFIX_TABLE (PREFIX_0F3814) },
6998     { PREFIX_TABLE (PREFIX_0F3815) },
6999     { Bad_Opcode },
7000     { PREFIX_TABLE (PREFIX_0F3817) },
7001     /* 18 */
7002     { Bad_Opcode },
7003     { Bad_Opcode },
7004     { Bad_Opcode },
7005     { Bad_Opcode },
7006     { "pabsb",          { MX, EM }, PREFIX_OPCODE },
7007     { "pabsw",          { MX, EM }, PREFIX_OPCODE },
7008     { "pabsd",          { MX, EM }, PREFIX_OPCODE },
7009     { Bad_Opcode },
7010     /* 20 */
7011     { PREFIX_TABLE (PREFIX_0F3820) },
7012     { PREFIX_TABLE (PREFIX_0F3821) },
7013     { PREFIX_TABLE (PREFIX_0F3822) },
7014     { PREFIX_TABLE (PREFIX_0F3823) },
7015     { PREFIX_TABLE (PREFIX_0F3824) },
7016     { PREFIX_TABLE (PREFIX_0F3825) },
7017     { Bad_Opcode },
7018     { Bad_Opcode },
7019     /* 28 */
7020     { PREFIX_TABLE (PREFIX_0F3828) },
7021     { PREFIX_TABLE (PREFIX_0F3829) },
7022     { PREFIX_TABLE (PREFIX_0F382A) },
7023     { PREFIX_TABLE (PREFIX_0F382B) },
7024     { Bad_Opcode },
7025     { Bad_Opcode },
7026     { Bad_Opcode },
7027     { Bad_Opcode },
7028     /* 30 */
7029     { PREFIX_TABLE (PREFIX_0F3830) },
7030     { PREFIX_TABLE (PREFIX_0F3831) },
7031     { PREFIX_TABLE (PREFIX_0F3832) },
7032     { PREFIX_TABLE (PREFIX_0F3833) },
7033     { PREFIX_TABLE (PREFIX_0F3834) },
7034     { PREFIX_TABLE (PREFIX_0F3835) },
7035     { Bad_Opcode },
7036     { PREFIX_TABLE (PREFIX_0F3837) },
7037     /* 38 */
7038     { PREFIX_TABLE (PREFIX_0F3838) },
7039     { PREFIX_TABLE (PREFIX_0F3839) },
7040     { PREFIX_TABLE (PREFIX_0F383A) },
7041     { PREFIX_TABLE (PREFIX_0F383B) },
7042     { PREFIX_TABLE (PREFIX_0F383C) },
7043     { PREFIX_TABLE (PREFIX_0F383D) },
7044     { PREFIX_TABLE (PREFIX_0F383E) },
7045     { PREFIX_TABLE (PREFIX_0F383F) },
7046     /* 40 */
7047     { PREFIX_TABLE (PREFIX_0F3840) },
7048     { PREFIX_TABLE (PREFIX_0F3841) },
7049     { Bad_Opcode },
7050     { Bad_Opcode },
7051     { Bad_Opcode },
7052     { Bad_Opcode },
7053     { Bad_Opcode },
7054     { Bad_Opcode },
7055     /* 48 */
7056     { Bad_Opcode },
7057     { Bad_Opcode },
7058     { Bad_Opcode },
7059     { Bad_Opcode },
7060     { Bad_Opcode },
7061     { Bad_Opcode },
7062     { Bad_Opcode },
7063     { Bad_Opcode },
7064     /* 50 */
7065     { Bad_Opcode },
7066     { Bad_Opcode },
7067     { Bad_Opcode },
7068     { Bad_Opcode },
7069     { Bad_Opcode },
7070     { Bad_Opcode },
7071     { Bad_Opcode },
7072     { Bad_Opcode },
7073     /* 58 */
7074     { Bad_Opcode },
7075     { Bad_Opcode },
7076     { Bad_Opcode },
7077     { Bad_Opcode },
7078     { Bad_Opcode },
7079     { Bad_Opcode },
7080     { Bad_Opcode },
7081     { Bad_Opcode },
7082     /* 60 */
7083     { Bad_Opcode },
7084     { Bad_Opcode },
7085     { Bad_Opcode },
7086     { Bad_Opcode },
7087     { Bad_Opcode },
7088     { Bad_Opcode },
7089     { Bad_Opcode },
7090     { Bad_Opcode },
7091     /* 68 */
7092     { Bad_Opcode },
7093     { Bad_Opcode },
7094     { Bad_Opcode },
7095     { Bad_Opcode },
7096     { Bad_Opcode },
7097     { Bad_Opcode },
7098     { Bad_Opcode },
7099     { Bad_Opcode },
7100     /* 70 */
7101     { Bad_Opcode },
7102     { Bad_Opcode },
7103     { Bad_Opcode },
7104     { Bad_Opcode },
7105     { Bad_Opcode },
7106     { Bad_Opcode },
7107     { Bad_Opcode },
7108     { Bad_Opcode },
7109     /* 78 */
7110     { Bad_Opcode },
7111     { Bad_Opcode },
7112     { Bad_Opcode },
7113     { Bad_Opcode },
7114     { Bad_Opcode },
7115     { Bad_Opcode },
7116     { Bad_Opcode },
7117     { Bad_Opcode },
7118     /* 80 */
7119     { PREFIX_TABLE (PREFIX_0F3880) },
7120     { PREFIX_TABLE (PREFIX_0F3881) },
7121     { PREFIX_TABLE (PREFIX_0F3882) },
7122     { Bad_Opcode },
7123     { Bad_Opcode },
7124     { Bad_Opcode },
7125     { Bad_Opcode },
7126     { Bad_Opcode },
7127     /* 88 */
7128     { Bad_Opcode },
7129     { Bad_Opcode },
7130     { Bad_Opcode },
7131     { Bad_Opcode },
7132     { Bad_Opcode },
7133     { Bad_Opcode },
7134     { Bad_Opcode },
7135     { Bad_Opcode },
7136     /* 90 */
7137     { Bad_Opcode },
7138     { Bad_Opcode },
7139     { Bad_Opcode },
7140     { Bad_Opcode },
7141     { Bad_Opcode },
7142     { Bad_Opcode },
7143     { Bad_Opcode },
7144     { Bad_Opcode },
7145     /* 98 */
7146     { Bad_Opcode },
7147     { Bad_Opcode },
7148     { Bad_Opcode },
7149     { Bad_Opcode },
7150     { Bad_Opcode },
7151     { Bad_Opcode },
7152     { Bad_Opcode },
7153     { Bad_Opcode },
7154     /* a0 */
7155     { Bad_Opcode },
7156     { Bad_Opcode },
7157     { Bad_Opcode },
7158     { Bad_Opcode },
7159     { Bad_Opcode },
7160     { Bad_Opcode },
7161     { Bad_Opcode },
7162     { Bad_Opcode },
7163     /* a8 */
7164     { Bad_Opcode },
7165     { Bad_Opcode },
7166     { Bad_Opcode },
7167     { Bad_Opcode },
7168     { Bad_Opcode },
7169     { Bad_Opcode },
7170     { Bad_Opcode },
7171     { Bad_Opcode },
7172     /* b0 */
7173     { Bad_Opcode },
7174     { Bad_Opcode },
7175     { Bad_Opcode },
7176     { Bad_Opcode },
7177     { Bad_Opcode },
7178     { Bad_Opcode },
7179     { Bad_Opcode },
7180     { Bad_Opcode },
7181     /* b8 */
7182     { Bad_Opcode },
7183     { Bad_Opcode },
7184     { Bad_Opcode },
7185     { Bad_Opcode },
7186     { Bad_Opcode },
7187     { Bad_Opcode },
7188     { Bad_Opcode },
7189     { Bad_Opcode },
7190     /* c0 */
7191     { Bad_Opcode },
7192     { Bad_Opcode },
7193     { Bad_Opcode },
7194     { Bad_Opcode },
7195     { Bad_Opcode },
7196     { Bad_Opcode },
7197     { Bad_Opcode },
7198     { Bad_Opcode },
7199     /* c8 */
7200     { PREFIX_TABLE (PREFIX_0F38C8) },
7201     { PREFIX_TABLE (PREFIX_0F38C9) },
7202     { PREFIX_TABLE (PREFIX_0F38CA) },
7203     { PREFIX_TABLE (PREFIX_0F38CB) },
7204     { PREFIX_TABLE (PREFIX_0F38CC) },
7205     { PREFIX_TABLE (PREFIX_0F38CD) },
7206     { Bad_Opcode },
7207     { Bad_Opcode },
7208     /* d0 */
7209     { Bad_Opcode },
7210     { Bad_Opcode },
7211     { Bad_Opcode },
7212     { Bad_Opcode },
7213     { Bad_Opcode },
7214     { Bad_Opcode },
7215     { Bad_Opcode },
7216     { Bad_Opcode },
7217     /* d8 */
7218     { Bad_Opcode },
7219     { Bad_Opcode },
7220     { Bad_Opcode },
7221     { PREFIX_TABLE (PREFIX_0F38DB) },
7222     { PREFIX_TABLE (PREFIX_0F38DC) },
7223     { PREFIX_TABLE (PREFIX_0F38DD) },
7224     { PREFIX_TABLE (PREFIX_0F38DE) },
7225     { PREFIX_TABLE (PREFIX_0F38DF) },
7226     /* e0 */
7227     { Bad_Opcode },
7228     { Bad_Opcode },
7229     { Bad_Opcode },
7230     { Bad_Opcode },
7231     { Bad_Opcode },
7232     { Bad_Opcode },
7233     { Bad_Opcode },
7234     { Bad_Opcode },
7235     /* e8 */
7236     { Bad_Opcode },
7237     { Bad_Opcode },
7238     { Bad_Opcode },
7239     { Bad_Opcode },
7240     { Bad_Opcode },
7241     { Bad_Opcode },
7242     { Bad_Opcode },
7243     { Bad_Opcode },
7244     /* f0 */
7245     { PREFIX_TABLE (PREFIX_0F38F0) },
7246     { PREFIX_TABLE (PREFIX_0F38F1) },
7247     { Bad_Opcode },
7248     { Bad_Opcode },
7249     { Bad_Opcode },
7250     { Bad_Opcode },
7251     { PREFIX_TABLE (PREFIX_0F38F6) },
7252     { Bad_Opcode },
7253     /* f8 */
7254     { Bad_Opcode },
7255     { Bad_Opcode },
7256     { Bad_Opcode },
7257     { Bad_Opcode },
7258     { Bad_Opcode },
7259     { Bad_Opcode },
7260     { Bad_Opcode },
7261     { Bad_Opcode },
7262   },
7263   /* THREE_BYTE_0F3A */
7264   {
7265     /* 00 */
7266     { Bad_Opcode },
7267     { Bad_Opcode },
7268     { Bad_Opcode },
7269     { Bad_Opcode },
7270     { Bad_Opcode },
7271     { Bad_Opcode },
7272     { Bad_Opcode },
7273     { Bad_Opcode },
7274     /* 08 */
7275     { PREFIX_TABLE (PREFIX_0F3A08) },
7276     { PREFIX_TABLE (PREFIX_0F3A09) },
7277     { PREFIX_TABLE (PREFIX_0F3A0A) },
7278     { PREFIX_TABLE (PREFIX_0F3A0B) },
7279     { PREFIX_TABLE (PREFIX_0F3A0C) },
7280     { PREFIX_TABLE (PREFIX_0F3A0D) },
7281     { PREFIX_TABLE (PREFIX_0F3A0E) },
7282     { "palignr",        { MX, EM, Ib }, PREFIX_OPCODE },
7283     /* 10 */
7284     { Bad_Opcode },
7285     { Bad_Opcode },
7286     { Bad_Opcode },
7287     { Bad_Opcode },
7288     { PREFIX_TABLE (PREFIX_0F3A14) },
7289     { PREFIX_TABLE (PREFIX_0F3A15) },
7290     { PREFIX_TABLE (PREFIX_0F3A16) },
7291     { PREFIX_TABLE (PREFIX_0F3A17) },
7292     /* 18 */
7293     { Bad_Opcode },
7294     { Bad_Opcode },
7295     { Bad_Opcode },
7296     { Bad_Opcode },
7297     { Bad_Opcode },
7298     { Bad_Opcode },
7299     { Bad_Opcode },
7300     { Bad_Opcode },
7301     /* 20 */
7302     { PREFIX_TABLE (PREFIX_0F3A20) },
7303     { PREFIX_TABLE (PREFIX_0F3A21) },
7304     { PREFIX_TABLE (PREFIX_0F3A22) },
7305     { Bad_Opcode },
7306     { Bad_Opcode },
7307     { Bad_Opcode },
7308     { Bad_Opcode },
7309     { Bad_Opcode },
7310     /* 28 */
7311     { Bad_Opcode },
7312     { Bad_Opcode },
7313     { Bad_Opcode },
7314     { Bad_Opcode },
7315     { Bad_Opcode },
7316     { Bad_Opcode },
7317     { Bad_Opcode },
7318     { Bad_Opcode },
7319     /* 30 */
7320     { Bad_Opcode },
7321     { Bad_Opcode },
7322     { Bad_Opcode },
7323     { Bad_Opcode },
7324     { Bad_Opcode },
7325     { Bad_Opcode },
7326     { Bad_Opcode },
7327     { Bad_Opcode },
7328     /* 38 */
7329     { Bad_Opcode },
7330     { Bad_Opcode },
7331     { Bad_Opcode },
7332     { Bad_Opcode },
7333     { Bad_Opcode },
7334     { Bad_Opcode },
7335     { Bad_Opcode },
7336     { Bad_Opcode },
7337     /* 40 */
7338     { PREFIX_TABLE (PREFIX_0F3A40) },
7339     { PREFIX_TABLE (PREFIX_0F3A41) },
7340     { PREFIX_TABLE (PREFIX_0F3A42) },
7341     { Bad_Opcode },
7342     { PREFIX_TABLE (PREFIX_0F3A44) },
7343     { Bad_Opcode },
7344     { Bad_Opcode },
7345     { Bad_Opcode },
7346     /* 48 */
7347     { Bad_Opcode },
7348     { Bad_Opcode },
7349     { Bad_Opcode },
7350     { Bad_Opcode },
7351     { Bad_Opcode },
7352     { Bad_Opcode },
7353     { Bad_Opcode },
7354     { Bad_Opcode },
7355     /* 50 */
7356     { Bad_Opcode },
7357     { Bad_Opcode },
7358     { Bad_Opcode },
7359     { Bad_Opcode },
7360     { Bad_Opcode },
7361     { Bad_Opcode },
7362     { Bad_Opcode },
7363     { Bad_Opcode },
7364     /* 58 */
7365     { Bad_Opcode },
7366     { Bad_Opcode },
7367     { Bad_Opcode },
7368     { Bad_Opcode },
7369     { Bad_Opcode },
7370     { Bad_Opcode },
7371     { Bad_Opcode },
7372     { Bad_Opcode },
7373     /* 60 */
7374     { PREFIX_TABLE (PREFIX_0F3A60) },
7375     { PREFIX_TABLE (PREFIX_0F3A61) },
7376     { PREFIX_TABLE (PREFIX_0F3A62) },
7377     { PREFIX_TABLE (PREFIX_0F3A63) },
7378     { Bad_Opcode },
7379     { Bad_Opcode },
7380     { Bad_Opcode },
7381     { Bad_Opcode },
7382     /* 68 */
7383     { Bad_Opcode },
7384     { Bad_Opcode },
7385     { Bad_Opcode },
7386     { Bad_Opcode },
7387     { Bad_Opcode },
7388     { Bad_Opcode },
7389     { Bad_Opcode },
7390     { Bad_Opcode },
7391     /* 70 */
7392     { Bad_Opcode },
7393     { Bad_Opcode },
7394     { Bad_Opcode },
7395     { Bad_Opcode },
7396     { Bad_Opcode },
7397     { Bad_Opcode },
7398     { Bad_Opcode },
7399     { Bad_Opcode },
7400     /* 78 */
7401     { Bad_Opcode },
7402     { Bad_Opcode },
7403     { Bad_Opcode },
7404     { Bad_Opcode },
7405     { Bad_Opcode },
7406     { Bad_Opcode },
7407     { Bad_Opcode },
7408     { Bad_Opcode },
7409     /* 80 */
7410     { Bad_Opcode },
7411     { Bad_Opcode },
7412     { Bad_Opcode },
7413     { Bad_Opcode },
7414     { Bad_Opcode },
7415     { Bad_Opcode },
7416     { Bad_Opcode },
7417     { Bad_Opcode },
7418     /* 88 */
7419     { Bad_Opcode },
7420     { Bad_Opcode },
7421     { Bad_Opcode },
7422     { Bad_Opcode },
7423     { Bad_Opcode },
7424     { Bad_Opcode },
7425     { Bad_Opcode },
7426     { Bad_Opcode },
7427     /* 90 */
7428     { Bad_Opcode },
7429     { Bad_Opcode },
7430     { Bad_Opcode },
7431     { Bad_Opcode },
7432     { Bad_Opcode },
7433     { Bad_Opcode },
7434     { Bad_Opcode },
7435     { Bad_Opcode },
7436     /* 98 */
7437     { Bad_Opcode },
7438     { Bad_Opcode },
7439     { Bad_Opcode },
7440     { Bad_Opcode },
7441     { Bad_Opcode },
7442     { Bad_Opcode },
7443     { Bad_Opcode },
7444     { Bad_Opcode },
7445     /* a0 */
7446     { Bad_Opcode },
7447     { Bad_Opcode },
7448     { Bad_Opcode },
7449     { Bad_Opcode },
7450     { Bad_Opcode },
7451     { Bad_Opcode },
7452     { Bad_Opcode },
7453     { Bad_Opcode },
7454     /* a8 */
7455     { Bad_Opcode },
7456     { Bad_Opcode },
7457     { Bad_Opcode },
7458     { Bad_Opcode },
7459     { Bad_Opcode },
7460     { Bad_Opcode },
7461     { Bad_Opcode },
7462     { Bad_Opcode },
7463     /* b0 */
7464     { Bad_Opcode },
7465     { Bad_Opcode },
7466     { Bad_Opcode },
7467     { Bad_Opcode },
7468     { Bad_Opcode },
7469     { Bad_Opcode },
7470     { Bad_Opcode },
7471     { Bad_Opcode },
7472     /* b8 */
7473     { Bad_Opcode },
7474     { Bad_Opcode },
7475     { Bad_Opcode },
7476     { Bad_Opcode },
7477     { Bad_Opcode },
7478     { Bad_Opcode },
7479     { Bad_Opcode },
7480     { Bad_Opcode },
7481     /* c0 */
7482     { Bad_Opcode },
7483     { Bad_Opcode },
7484     { Bad_Opcode },
7485     { Bad_Opcode },
7486     { Bad_Opcode },
7487     { Bad_Opcode },
7488     { Bad_Opcode },
7489     { Bad_Opcode },
7490     /* c8 */
7491     { Bad_Opcode },
7492     { Bad_Opcode },
7493     { Bad_Opcode },
7494     { Bad_Opcode },
7495     { PREFIX_TABLE (PREFIX_0F3ACC) },
7496     { Bad_Opcode },
7497     { Bad_Opcode },
7498     { Bad_Opcode },
7499     /* d0 */
7500     { Bad_Opcode },
7501     { Bad_Opcode },
7502     { Bad_Opcode },
7503     { Bad_Opcode },
7504     { Bad_Opcode },
7505     { Bad_Opcode },
7506     { Bad_Opcode },
7507     { Bad_Opcode },
7508     /* d8 */
7509     { Bad_Opcode },
7510     { Bad_Opcode },
7511     { Bad_Opcode },
7512     { Bad_Opcode },
7513     { Bad_Opcode },
7514     { Bad_Opcode },
7515     { Bad_Opcode },
7516     { PREFIX_TABLE (PREFIX_0F3ADF) },
7517     /* e0 */
7518     { Bad_Opcode },
7519     { Bad_Opcode },
7520     { Bad_Opcode },
7521     { Bad_Opcode },
7522     { Bad_Opcode },
7523     { Bad_Opcode },
7524     { Bad_Opcode },
7525     { Bad_Opcode },
7526     /* e8 */
7527     { Bad_Opcode },
7528     { Bad_Opcode },
7529     { Bad_Opcode },
7530     { Bad_Opcode },
7531     { Bad_Opcode },
7532     { Bad_Opcode },
7533     { Bad_Opcode },
7534     { Bad_Opcode },
7535     /* f0 */
7536     { Bad_Opcode },
7537     { Bad_Opcode },
7538     { Bad_Opcode },
7539     { Bad_Opcode },
7540     { Bad_Opcode },
7541     { Bad_Opcode },
7542     { Bad_Opcode },
7543     { Bad_Opcode },
7544     /* f8 */
7545     { Bad_Opcode },
7546     { Bad_Opcode },
7547     { Bad_Opcode },
7548     { Bad_Opcode },
7549     { Bad_Opcode },
7550     { Bad_Opcode },
7551     { Bad_Opcode },
7552     { Bad_Opcode },
7553   },
7554
7555   /* THREE_BYTE_0F7A */
7556   {
7557     /* 00 */
7558     { Bad_Opcode },
7559     { Bad_Opcode },
7560     { Bad_Opcode },
7561     { Bad_Opcode },
7562     { Bad_Opcode },
7563     { Bad_Opcode },
7564     { Bad_Opcode },
7565     { Bad_Opcode },
7566     /* 08 */
7567     { Bad_Opcode },
7568     { Bad_Opcode },
7569     { Bad_Opcode },
7570     { Bad_Opcode },
7571     { Bad_Opcode },
7572     { Bad_Opcode },
7573     { Bad_Opcode },
7574     { Bad_Opcode },
7575     /* 10 */
7576     { Bad_Opcode },
7577     { Bad_Opcode },
7578     { Bad_Opcode },
7579     { Bad_Opcode },
7580     { Bad_Opcode },
7581     { Bad_Opcode },
7582     { Bad_Opcode },
7583     { Bad_Opcode },
7584     /* 18 */
7585     { Bad_Opcode },
7586     { Bad_Opcode },
7587     { Bad_Opcode },
7588     { Bad_Opcode },
7589     { Bad_Opcode },
7590     { Bad_Opcode },
7591     { Bad_Opcode },
7592     { Bad_Opcode },
7593     /* 20 */
7594     { "ptest",          { XX }, PREFIX_OPCODE },
7595     { Bad_Opcode },
7596     { Bad_Opcode },
7597     { Bad_Opcode },
7598     { Bad_Opcode },
7599     { Bad_Opcode },
7600     { Bad_Opcode },
7601     { Bad_Opcode },
7602     /* 28 */
7603     { Bad_Opcode },
7604     { Bad_Opcode },
7605     { Bad_Opcode },
7606     { Bad_Opcode },
7607     { Bad_Opcode },
7608     { Bad_Opcode },
7609     { Bad_Opcode },
7610     { Bad_Opcode },
7611     /* 30 */
7612     { Bad_Opcode },
7613     { Bad_Opcode },
7614     { Bad_Opcode },
7615     { Bad_Opcode },
7616     { Bad_Opcode },
7617     { Bad_Opcode },
7618     { Bad_Opcode },
7619     { Bad_Opcode },
7620     /* 38 */
7621     { Bad_Opcode },
7622     { Bad_Opcode },
7623     { Bad_Opcode },
7624     { Bad_Opcode },
7625     { Bad_Opcode },
7626     { Bad_Opcode },
7627     { Bad_Opcode },
7628     { Bad_Opcode },
7629     /* 40 */
7630     { Bad_Opcode },
7631     { "phaddbw",        { XM, EXq }, PREFIX_OPCODE },
7632     { "phaddbd",        { XM, EXq }, PREFIX_OPCODE },
7633     { "phaddbq",        { XM, EXq }, PREFIX_OPCODE },
7634     { Bad_Opcode },
7635     { Bad_Opcode },
7636     { "phaddwd",        { XM, EXq }, PREFIX_OPCODE },
7637     { "phaddwq",        { XM, EXq }, PREFIX_OPCODE },
7638     /* 48 */
7639     { Bad_Opcode },
7640     { Bad_Opcode },
7641     { Bad_Opcode },
7642     { "phadddq",        { XM, EXq }, PREFIX_OPCODE },
7643     { Bad_Opcode },
7644     { Bad_Opcode },
7645     { Bad_Opcode },
7646     { Bad_Opcode },
7647     /* 50 */
7648     { Bad_Opcode },
7649     { "phaddubw",       { XM, EXq }, PREFIX_OPCODE },
7650     { "phaddubd",       { XM, EXq }, PREFIX_OPCODE },
7651     { "phaddubq",       { XM, EXq }, PREFIX_OPCODE },
7652     { Bad_Opcode },
7653     { Bad_Opcode },
7654     { "phadduwd",       { XM, EXq }, PREFIX_OPCODE },
7655     { "phadduwq",       { XM, EXq }, PREFIX_OPCODE },
7656     /* 58 */
7657     { Bad_Opcode },
7658     { Bad_Opcode },
7659     { Bad_Opcode },
7660     { "phaddudq",       { XM, EXq }, PREFIX_OPCODE },
7661     { Bad_Opcode },
7662     { Bad_Opcode },
7663     { Bad_Opcode },
7664     { Bad_Opcode },
7665     /* 60 */
7666     { Bad_Opcode },
7667     { "phsubbw",        { XM, EXq }, PREFIX_OPCODE },
7668     { "phsubbd",        { XM, EXq }, PREFIX_OPCODE },
7669     { "phsubbq",        { XM, EXq }, PREFIX_OPCODE },
7670     { Bad_Opcode },
7671     { Bad_Opcode },
7672     { Bad_Opcode },
7673     { Bad_Opcode },
7674     /* 68 */
7675     { Bad_Opcode },
7676     { Bad_Opcode },
7677     { Bad_Opcode },
7678     { Bad_Opcode },
7679     { Bad_Opcode },
7680     { Bad_Opcode },
7681     { Bad_Opcode },
7682     { Bad_Opcode },
7683     /* 70 */
7684     { Bad_Opcode },
7685     { Bad_Opcode },
7686     { Bad_Opcode },
7687     { Bad_Opcode },
7688     { Bad_Opcode },
7689     { Bad_Opcode },
7690     { Bad_Opcode },
7691     { Bad_Opcode },
7692     /* 78 */
7693     { Bad_Opcode },
7694     { Bad_Opcode },
7695     { Bad_Opcode },
7696     { Bad_Opcode },
7697     { Bad_Opcode },
7698     { Bad_Opcode },
7699     { Bad_Opcode },
7700     { Bad_Opcode },
7701     /* 80 */
7702     { Bad_Opcode },
7703     { Bad_Opcode },
7704     { Bad_Opcode },
7705     { Bad_Opcode },
7706     { Bad_Opcode },
7707     { Bad_Opcode },
7708     { Bad_Opcode },
7709     { Bad_Opcode },
7710     /* 88 */
7711     { Bad_Opcode },
7712     { Bad_Opcode },
7713     { Bad_Opcode },
7714     { Bad_Opcode },
7715     { Bad_Opcode },
7716     { Bad_Opcode },
7717     { Bad_Opcode },
7718     { Bad_Opcode },
7719     /* 90 */
7720     { Bad_Opcode },
7721     { Bad_Opcode },
7722     { Bad_Opcode },
7723     { Bad_Opcode },
7724     { Bad_Opcode },
7725     { Bad_Opcode },
7726     { Bad_Opcode },
7727     { Bad_Opcode },
7728     /* 98 */
7729     { Bad_Opcode },
7730     { Bad_Opcode },
7731     { Bad_Opcode },
7732     { Bad_Opcode },
7733     { Bad_Opcode },
7734     { Bad_Opcode },
7735     { Bad_Opcode },
7736     { Bad_Opcode },
7737     /* a0 */
7738     { Bad_Opcode },
7739     { Bad_Opcode },
7740     { Bad_Opcode },
7741     { Bad_Opcode },
7742     { Bad_Opcode },
7743     { Bad_Opcode },
7744     { Bad_Opcode },
7745     { Bad_Opcode },
7746     /* a8 */
7747     { Bad_Opcode },
7748     { Bad_Opcode },
7749     { Bad_Opcode },
7750     { Bad_Opcode },
7751     { Bad_Opcode },
7752     { Bad_Opcode },
7753     { Bad_Opcode },
7754     { Bad_Opcode },
7755     /* b0 */
7756     { Bad_Opcode },
7757     { Bad_Opcode },
7758     { Bad_Opcode },
7759     { Bad_Opcode },
7760     { Bad_Opcode },
7761     { Bad_Opcode },
7762     { Bad_Opcode },
7763     { Bad_Opcode },
7764     /* b8 */
7765     { Bad_Opcode },
7766     { Bad_Opcode },
7767     { Bad_Opcode },
7768     { Bad_Opcode },
7769     { Bad_Opcode },
7770     { Bad_Opcode },
7771     { Bad_Opcode },
7772     { Bad_Opcode },
7773     /* c0 */
7774     { Bad_Opcode },
7775     { Bad_Opcode },
7776     { Bad_Opcode },
7777     { Bad_Opcode },
7778     { Bad_Opcode },
7779     { Bad_Opcode },
7780     { Bad_Opcode },
7781     { Bad_Opcode },
7782     /* c8 */
7783     { Bad_Opcode },
7784     { Bad_Opcode },
7785     { Bad_Opcode },
7786     { Bad_Opcode },
7787     { Bad_Opcode },
7788     { Bad_Opcode },
7789     { Bad_Opcode },
7790     { Bad_Opcode },
7791     /* d0 */
7792     { Bad_Opcode },
7793     { Bad_Opcode },
7794     { Bad_Opcode },
7795     { Bad_Opcode },
7796     { Bad_Opcode },
7797     { Bad_Opcode },
7798     { Bad_Opcode },
7799     { Bad_Opcode },
7800     /* d8 */
7801     { Bad_Opcode },
7802     { Bad_Opcode },
7803     { Bad_Opcode },
7804     { Bad_Opcode },
7805     { Bad_Opcode },
7806     { Bad_Opcode },
7807     { Bad_Opcode },
7808     { Bad_Opcode },
7809     /* e0 */
7810     { Bad_Opcode },
7811     { Bad_Opcode },
7812     { Bad_Opcode },
7813     { Bad_Opcode },
7814     { Bad_Opcode },
7815     { Bad_Opcode },
7816     { Bad_Opcode },
7817     { Bad_Opcode },
7818     /* e8 */
7819     { Bad_Opcode },
7820     { Bad_Opcode },
7821     { Bad_Opcode },
7822     { Bad_Opcode },
7823     { Bad_Opcode },
7824     { Bad_Opcode },
7825     { Bad_Opcode },
7826     { Bad_Opcode },
7827     /* f0 */
7828     { Bad_Opcode },
7829     { Bad_Opcode },
7830     { Bad_Opcode },
7831     { Bad_Opcode },
7832     { Bad_Opcode },
7833     { Bad_Opcode },
7834     { Bad_Opcode },
7835     { Bad_Opcode },
7836     /* f8 */
7837     { Bad_Opcode },
7838     { Bad_Opcode },
7839     { Bad_Opcode },
7840     { Bad_Opcode },
7841     { Bad_Opcode },
7842     { Bad_Opcode },
7843     { Bad_Opcode },
7844     { Bad_Opcode },
7845   },
7846 };
7847
7848 static const struct dis386 xop_table[][256] = {
7849   /* XOP_08 */
7850   {
7851     /* 00 */
7852     { Bad_Opcode },
7853     { Bad_Opcode },
7854     { Bad_Opcode },
7855     { Bad_Opcode },
7856     { Bad_Opcode },
7857     { Bad_Opcode },
7858     { Bad_Opcode },
7859     { Bad_Opcode },
7860     /* 08 */
7861     { Bad_Opcode },
7862     { Bad_Opcode },
7863     { Bad_Opcode },
7864     { Bad_Opcode },
7865     { Bad_Opcode },
7866     { Bad_Opcode },
7867     { Bad_Opcode },
7868     { Bad_Opcode },
7869     /* 10 */
7870     { Bad_Opcode },
7871     { Bad_Opcode },
7872     { Bad_Opcode },
7873     { Bad_Opcode },
7874     { Bad_Opcode },
7875     { Bad_Opcode },
7876     { Bad_Opcode },
7877     { Bad_Opcode },
7878     /* 18 */
7879     { Bad_Opcode },
7880     { Bad_Opcode },
7881     { Bad_Opcode },
7882     { Bad_Opcode },
7883     { Bad_Opcode },
7884     { Bad_Opcode },
7885     { Bad_Opcode },
7886     { Bad_Opcode },
7887     /* 20 */
7888     { Bad_Opcode },
7889     { Bad_Opcode },
7890     { Bad_Opcode },
7891     { Bad_Opcode },
7892     { Bad_Opcode },
7893     { Bad_Opcode },
7894     { Bad_Opcode },
7895     { Bad_Opcode },
7896     /* 28 */
7897     { Bad_Opcode },
7898     { Bad_Opcode },
7899     { Bad_Opcode },
7900     { Bad_Opcode },
7901     { Bad_Opcode },
7902     { Bad_Opcode },
7903     { Bad_Opcode },
7904     { Bad_Opcode },
7905     /* 30 */
7906     { Bad_Opcode },
7907     { Bad_Opcode },
7908     { Bad_Opcode },
7909     { Bad_Opcode },
7910     { Bad_Opcode },
7911     { Bad_Opcode },
7912     { Bad_Opcode },
7913     { Bad_Opcode },
7914     /* 38 */
7915     { Bad_Opcode },
7916     { Bad_Opcode },
7917     { Bad_Opcode },
7918     { Bad_Opcode },
7919     { Bad_Opcode },
7920     { Bad_Opcode },
7921     { Bad_Opcode },
7922     { Bad_Opcode },
7923     /* 40 */
7924     { Bad_Opcode },
7925     { Bad_Opcode },
7926     { Bad_Opcode },
7927     { Bad_Opcode },
7928     { Bad_Opcode },
7929     { Bad_Opcode },
7930     { Bad_Opcode },
7931     { Bad_Opcode },
7932     /* 48 */
7933     { Bad_Opcode },
7934     { Bad_Opcode },
7935     { Bad_Opcode },
7936     { Bad_Opcode },
7937     { Bad_Opcode },
7938     { Bad_Opcode },
7939     { Bad_Opcode },
7940     { Bad_Opcode },
7941     /* 50 */
7942     { Bad_Opcode },
7943     { Bad_Opcode },
7944     { Bad_Opcode },
7945     { Bad_Opcode },
7946     { Bad_Opcode },
7947     { Bad_Opcode },
7948     { Bad_Opcode },
7949     { Bad_Opcode },
7950     /* 58 */
7951     { Bad_Opcode },
7952     { Bad_Opcode },
7953     { Bad_Opcode },
7954     { Bad_Opcode },
7955     { Bad_Opcode },
7956     { Bad_Opcode },
7957     { Bad_Opcode },
7958     { Bad_Opcode },
7959     /* 60 */
7960     { Bad_Opcode },
7961     { Bad_Opcode },
7962     { Bad_Opcode },
7963     { Bad_Opcode },
7964     { Bad_Opcode },
7965     { Bad_Opcode },
7966     { Bad_Opcode },
7967     { Bad_Opcode },
7968     /* 68 */
7969     { Bad_Opcode },
7970     { Bad_Opcode },
7971     { Bad_Opcode },
7972     { Bad_Opcode },
7973     { Bad_Opcode },
7974     { Bad_Opcode },
7975     { Bad_Opcode },
7976     { Bad_Opcode },
7977     /* 70 */
7978     { Bad_Opcode },
7979     { Bad_Opcode },
7980     { Bad_Opcode },
7981     { Bad_Opcode },
7982     { Bad_Opcode },
7983     { Bad_Opcode },
7984     { Bad_Opcode },
7985     { Bad_Opcode },
7986     /* 78 */
7987     { Bad_Opcode },
7988     { Bad_Opcode },
7989     { Bad_Opcode },
7990     { Bad_Opcode },
7991     { Bad_Opcode },
7992     { Bad_Opcode },
7993     { Bad_Opcode },
7994     { Bad_Opcode },
7995     /* 80 */
7996     { Bad_Opcode },
7997     { Bad_Opcode },
7998     { Bad_Opcode },
7999     { Bad_Opcode },
8000     { Bad_Opcode },
8001     { "vpmacssww",      { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8002     { "vpmacsswd",      { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8003     { "vpmacssdql",     { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8004     /* 88 */
8005     { Bad_Opcode },
8006     { Bad_Opcode },
8007     { Bad_Opcode },
8008     { Bad_Opcode },
8009     { Bad_Opcode },
8010     { Bad_Opcode },
8011     { "vpmacssdd",      { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8012     { "vpmacssdqh",     { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8013     /* 90 */
8014     { Bad_Opcode },
8015     { Bad_Opcode },
8016     { Bad_Opcode },
8017     { Bad_Opcode },
8018     { Bad_Opcode },
8019     { "vpmacsww",       { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8020     { "vpmacswd",       { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8021     { "vpmacsdql",      { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8022     /* 98 */
8023     { Bad_Opcode },
8024     { Bad_Opcode },
8025     { Bad_Opcode },
8026     { Bad_Opcode },
8027     { Bad_Opcode },
8028     { Bad_Opcode },
8029     { "vpmacsdd",       { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8030     { "vpmacsdqh",      { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8031     /* a0 */
8032     { Bad_Opcode },
8033     { Bad_Opcode },
8034     { "vpcmov",         { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8035     { "vpperm",         { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8036     { Bad_Opcode },
8037     { Bad_Opcode },
8038     { "vpmadcsswd",     { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8039     { Bad_Opcode },
8040     /* a8 */
8041     { Bad_Opcode },
8042     { Bad_Opcode },
8043     { Bad_Opcode },
8044     { Bad_Opcode },
8045     { Bad_Opcode },
8046     { Bad_Opcode },
8047     { Bad_Opcode },
8048     { Bad_Opcode },
8049     /* b0 */
8050     { Bad_Opcode },
8051     { Bad_Opcode },
8052     { Bad_Opcode },
8053     { Bad_Opcode },
8054     { Bad_Opcode },
8055     { Bad_Opcode },
8056     { "vpmadcswd",      { XMVexW, Vex, EXVexW, EXVexW, VexI4 }, 0 },
8057     { Bad_Opcode },
8058     /* b8 */
8059     { Bad_Opcode },
8060     { Bad_Opcode },
8061     { Bad_Opcode },
8062     { Bad_Opcode },
8063     { Bad_Opcode },
8064     { Bad_Opcode },
8065     { Bad_Opcode },
8066     { Bad_Opcode },
8067     /* c0 */
8068     { "vprotb",         { XM, Vex_2src_1, Ib }, 0 },
8069     { "vprotw",         { XM, Vex_2src_1, Ib }, 0 },
8070     { "vprotd",         { XM, Vex_2src_1, Ib }, 0 },
8071     { "vprotq",         { XM, Vex_2src_1, Ib }, 0 },
8072     { Bad_Opcode },
8073     { Bad_Opcode },
8074     { Bad_Opcode },
8075     { Bad_Opcode },
8076     /* c8 */
8077     { Bad_Opcode },
8078     { Bad_Opcode },
8079     { Bad_Opcode },
8080     { Bad_Opcode },
8081     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CC) },
8082     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CD) },
8083     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CE) },
8084     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_CF) },
8085     /* d0 */
8086     { Bad_Opcode },
8087     { Bad_Opcode },
8088     { Bad_Opcode },
8089     { Bad_Opcode },
8090     { Bad_Opcode },
8091     { Bad_Opcode },
8092     { Bad_Opcode },
8093     { Bad_Opcode },
8094     /* d8 */
8095     { Bad_Opcode },
8096     { Bad_Opcode },
8097     { Bad_Opcode },
8098     { Bad_Opcode },
8099     { Bad_Opcode },
8100     { Bad_Opcode },
8101     { Bad_Opcode },
8102     { Bad_Opcode },
8103     /* e0 */
8104     { Bad_Opcode },
8105     { Bad_Opcode },
8106     { Bad_Opcode },
8107     { Bad_Opcode },
8108     { Bad_Opcode },
8109     { Bad_Opcode },
8110     { Bad_Opcode },
8111     { Bad_Opcode },
8112     /* e8 */
8113     { Bad_Opcode },
8114     { Bad_Opcode },
8115     { Bad_Opcode },
8116     { Bad_Opcode },
8117     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EC) },
8118     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_ED) },
8119     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EE) },
8120     { VEX_LEN_TABLE (VEX_LEN_0FXOP_08_EF) },
8121     /* f0 */
8122     { Bad_Opcode },
8123     { Bad_Opcode },
8124     { Bad_Opcode },
8125     { Bad_Opcode },
8126     { Bad_Opcode },
8127     { Bad_Opcode },
8128     { Bad_Opcode },
8129     { Bad_Opcode },
8130     /* f8 */
8131     { Bad_Opcode },
8132     { Bad_Opcode },
8133     { Bad_Opcode },
8134     { Bad_Opcode },
8135     { Bad_Opcode },
8136     { Bad_Opcode },
8137     { Bad_Opcode },
8138     { Bad_Opcode },
8139   },
8140   /* XOP_09 */
8141   {
8142     /* 00 */
8143     { Bad_Opcode },
8144     { REG_TABLE (REG_XOP_TBM_01) },
8145     { REG_TABLE (REG_XOP_TBM_02) },
8146     { Bad_Opcode },
8147     { Bad_Opcode },
8148     { Bad_Opcode },
8149     { Bad_Opcode },
8150     { Bad_Opcode },
8151     /* 08 */
8152     { Bad_Opcode },
8153     { Bad_Opcode },
8154     { Bad_Opcode },
8155     { Bad_Opcode },
8156     { Bad_Opcode },
8157     { Bad_Opcode },
8158     { Bad_Opcode },
8159     { Bad_Opcode },
8160     /* 10 */
8161     { Bad_Opcode },
8162     { Bad_Opcode },
8163     { REG_TABLE (REG_XOP_LWPCB) },
8164     { Bad_Opcode },
8165     { Bad_Opcode },
8166     { Bad_Opcode },
8167     { Bad_Opcode },
8168     { Bad_Opcode },
8169     /* 18 */
8170     { Bad_Opcode },
8171     { Bad_Opcode },
8172     { Bad_Opcode },
8173     { Bad_Opcode },
8174     { Bad_Opcode },
8175     { Bad_Opcode },
8176     { Bad_Opcode },
8177     { Bad_Opcode },
8178     /* 20 */
8179     { Bad_Opcode },
8180     { Bad_Opcode },
8181     { Bad_Opcode },
8182     { Bad_Opcode },
8183     { Bad_Opcode },
8184     { Bad_Opcode },
8185     { Bad_Opcode },
8186     { Bad_Opcode },
8187     /* 28 */
8188     { Bad_Opcode },
8189     { Bad_Opcode },
8190     { Bad_Opcode },
8191     { Bad_Opcode },
8192     { Bad_Opcode },
8193     { Bad_Opcode },
8194     { Bad_Opcode },
8195     { Bad_Opcode },
8196     /* 30 */
8197     { Bad_Opcode },
8198     { Bad_Opcode },
8199     { Bad_Opcode },
8200     { Bad_Opcode },
8201     { Bad_Opcode },
8202     { Bad_Opcode },
8203     { Bad_Opcode },
8204     { Bad_Opcode },
8205     /* 38 */
8206     { Bad_Opcode },
8207     { Bad_Opcode },
8208     { Bad_Opcode },
8209     { Bad_Opcode },
8210     { Bad_Opcode },
8211     { Bad_Opcode },
8212     { Bad_Opcode },
8213     { Bad_Opcode },
8214     /* 40 */
8215     { Bad_Opcode },
8216     { Bad_Opcode },
8217     { Bad_Opcode },
8218     { Bad_Opcode },
8219     { Bad_Opcode },
8220     { Bad_Opcode },
8221     { Bad_Opcode },
8222     { Bad_Opcode },
8223     /* 48 */
8224     { Bad_Opcode },
8225     { Bad_Opcode },
8226     { Bad_Opcode },
8227     { Bad_Opcode },
8228     { Bad_Opcode },
8229     { Bad_Opcode },
8230     { Bad_Opcode },
8231     { Bad_Opcode },
8232     /* 50 */
8233     { Bad_Opcode },
8234     { Bad_Opcode },
8235     { Bad_Opcode },
8236     { Bad_Opcode },
8237     { Bad_Opcode },
8238     { Bad_Opcode },
8239     { Bad_Opcode },
8240     { Bad_Opcode },
8241     /* 58 */
8242     { Bad_Opcode },
8243     { Bad_Opcode },
8244     { Bad_Opcode },
8245     { Bad_Opcode },
8246     { Bad_Opcode },
8247     { Bad_Opcode },
8248     { Bad_Opcode },
8249     { Bad_Opcode },
8250     /* 60 */
8251     { Bad_Opcode },
8252     { Bad_Opcode },
8253     { Bad_Opcode },
8254     { Bad_Opcode },
8255     { Bad_Opcode },
8256     { Bad_Opcode },
8257     { Bad_Opcode },
8258     { Bad_Opcode },
8259     /* 68 */
8260     { Bad_Opcode },
8261     { Bad_Opcode },
8262     { Bad_Opcode },
8263     { Bad_Opcode },
8264     { Bad_Opcode },
8265     { Bad_Opcode },
8266     { Bad_Opcode },
8267     { Bad_Opcode },
8268     /* 70 */
8269     { Bad_Opcode },
8270     { Bad_Opcode },
8271     { Bad_Opcode },
8272     { Bad_Opcode },
8273     { Bad_Opcode },
8274     { Bad_Opcode },
8275     { Bad_Opcode },
8276     { Bad_Opcode },
8277     /* 78 */
8278     { Bad_Opcode },
8279     { Bad_Opcode },
8280     { Bad_Opcode },
8281     { Bad_Opcode },
8282     { Bad_Opcode },
8283     { Bad_Opcode },
8284     { Bad_Opcode },
8285     { Bad_Opcode },
8286     /* 80 */
8287     { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_80) },
8288     { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_81) },
8289     { "vfrczss",        { XM, EXd }, 0 },
8290     { "vfrczsd",        { XM, EXq }, 0 },
8291     { Bad_Opcode },
8292     { Bad_Opcode },
8293     { Bad_Opcode },
8294     { Bad_Opcode },
8295     /* 88 */
8296     { Bad_Opcode },
8297     { Bad_Opcode },
8298     { Bad_Opcode },
8299     { Bad_Opcode },
8300     { Bad_Opcode },
8301     { Bad_Opcode },
8302     { Bad_Opcode },
8303     { Bad_Opcode },
8304     /* 90 */
8305     { "vprotb",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8306     { "vprotw",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8307     { "vprotd",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8308     { "vprotq",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8309     { "vpshlb",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8310     { "vpshlw",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8311     { "vpshld",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8312     { "vpshlq",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8313     /* 98 */
8314     { "vpshab",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8315     { "vpshaw",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8316     { "vpshad",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8317     { "vpshaq",         { XM, Vex_2src_1, Vex_2src_2 }, 0 },
8318     { Bad_Opcode },
8319     { Bad_Opcode },
8320     { Bad_Opcode },
8321     { Bad_Opcode },
8322     /* a0 */
8323     { Bad_Opcode },
8324     { Bad_Opcode },
8325     { Bad_Opcode },
8326     { Bad_Opcode },
8327     { Bad_Opcode },
8328     { Bad_Opcode },
8329     { Bad_Opcode },
8330     { Bad_Opcode },
8331     /* a8 */
8332     { Bad_Opcode },
8333     { Bad_Opcode },
8334     { Bad_Opcode },
8335     { Bad_Opcode },
8336     { Bad_Opcode },
8337     { Bad_Opcode },
8338     { Bad_Opcode },
8339     { Bad_Opcode },
8340     /* b0 */
8341     { Bad_Opcode },
8342     { Bad_Opcode },
8343     { Bad_Opcode },
8344     { Bad_Opcode },
8345     { Bad_Opcode },
8346     { Bad_Opcode },
8347     { Bad_Opcode },
8348     { Bad_Opcode },
8349     /* b8 */
8350     { Bad_Opcode },
8351     { Bad_Opcode },
8352     { Bad_Opcode },
8353     { Bad_Opcode },
8354     { Bad_Opcode },
8355     { Bad_Opcode },
8356     { Bad_Opcode },
8357     { Bad_Opcode },
8358     /* c0 */
8359     { Bad_Opcode },
8360     { "vphaddbw",       { XM, EXxmm }, 0 },
8361     { "vphaddbd",       { XM, EXxmm }, 0 },
8362     { "vphaddbq",       { XM, EXxmm }, 0 },
8363     { Bad_Opcode },
8364     { Bad_Opcode },
8365     { "vphaddwd",       { XM, EXxmm }, 0 },
8366     { "vphaddwq",       { XM, EXxmm }, 0 },
8367     /* c8 */
8368     { Bad_Opcode },
8369     { Bad_Opcode },
8370     { Bad_Opcode },
8371     { "vphadddq",       { XM, EXxmm }, 0 },
8372     { Bad_Opcode },
8373     { Bad_Opcode },
8374     { Bad_Opcode },
8375     { Bad_Opcode },
8376     /* d0 */
8377     { Bad_Opcode },
8378     { "vphaddubw",      { XM, EXxmm }, 0 },
8379     { "vphaddubd",      { XM, EXxmm }, 0 },
8380     { "vphaddubq",      { XM, EXxmm }, 0 },
8381     { Bad_Opcode },
8382     { Bad_Opcode },
8383     { "vphadduwd",      { XM, EXxmm }, 0 },
8384     { "vphadduwq",      { XM, EXxmm }, 0 },
8385     /* d8 */
8386     { Bad_Opcode },
8387     { Bad_Opcode },
8388     { Bad_Opcode },
8389     { "vphaddudq",      { XM, EXxmm }, 0 },
8390     { Bad_Opcode },
8391     { Bad_Opcode },
8392     { Bad_Opcode },
8393     { Bad_Opcode },
8394     /* e0 */
8395     { Bad_Opcode },
8396     { "vphsubbw",       { XM, EXxmm }, 0 },
8397     { "vphsubwd",       { XM, EXxmm }, 0 },
8398     { "vphsubdq",       { XM, EXxmm }, 0 },
8399     { Bad_Opcode },
8400     { Bad_Opcode },
8401     { Bad_Opcode },
8402     { Bad_Opcode },
8403     /* e8 */
8404     { Bad_Opcode },
8405     { Bad_Opcode },
8406     { Bad_Opcode },
8407     { Bad_Opcode },
8408     { Bad_Opcode },
8409     { Bad_Opcode },
8410     { Bad_Opcode },
8411     { Bad_Opcode },
8412     /* f0 */
8413     { Bad_Opcode },
8414     { Bad_Opcode },
8415     { Bad_Opcode },
8416     { Bad_Opcode },
8417     { Bad_Opcode },
8418     { Bad_Opcode },
8419     { Bad_Opcode },
8420     { Bad_Opcode },
8421     /* f8 */
8422     { Bad_Opcode },
8423     { Bad_Opcode },
8424     { Bad_Opcode },
8425     { Bad_Opcode },
8426     { Bad_Opcode },
8427     { Bad_Opcode },
8428     { Bad_Opcode },
8429     { Bad_Opcode },
8430   },
8431   /* XOP_0A */
8432   {
8433     /* 00 */
8434     { Bad_Opcode },
8435     { Bad_Opcode },
8436     { Bad_Opcode },
8437     { Bad_Opcode },
8438     { Bad_Opcode },
8439     { Bad_Opcode },
8440     { Bad_Opcode },
8441     { Bad_Opcode },
8442     /* 08 */
8443     { Bad_Opcode },
8444     { Bad_Opcode },
8445     { Bad_Opcode },
8446     { Bad_Opcode },
8447     { Bad_Opcode },
8448     { Bad_Opcode },
8449     { Bad_Opcode },
8450     { Bad_Opcode },
8451     /* 10 */
8452     { "bextr",  { Gv, Ev, Iq }, 0 },
8453     { Bad_Opcode },
8454     { REG_TABLE (REG_XOP_LWP) },
8455     { Bad_Opcode },
8456     { Bad_Opcode },
8457     { Bad_Opcode },
8458     { Bad_Opcode },
8459     { Bad_Opcode },
8460     /* 18 */
8461     { Bad_Opcode },
8462     { Bad_Opcode },
8463     { Bad_Opcode },
8464     { Bad_Opcode },
8465     { Bad_Opcode },
8466     { Bad_Opcode },
8467     { Bad_Opcode },
8468     { Bad_Opcode },
8469     /* 20 */
8470     { Bad_Opcode },
8471     { Bad_Opcode },
8472     { Bad_Opcode },
8473     { Bad_Opcode },
8474     { Bad_Opcode },
8475     { Bad_Opcode },
8476     { Bad_Opcode },
8477     { Bad_Opcode },
8478     /* 28 */
8479     { Bad_Opcode },
8480     { Bad_Opcode },
8481     { Bad_Opcode },
8482     { Bad_Opcode },
8483     { Bad_Opcode },
8484     { Bad_Opcode },
8485     { Bad_Opcode },
8486     { Bad_Opcode },
8487     /* 30 */
8488     { Bad_Opcode },
8489     { Bad_Opcode },
8490     { Bad_Opcode },
8491     { Bad_Opcode },
8492     { Bad_Opcode },
8493     { Bad_Opcode },
8494     { Bad_Opcode },
8495     { Bad_Opcode },
8496     /* 38 */
8497     { Bad_Opcode },
8498     { Bad_Opcode },
8499     { Bad_Opcode },
8500     { Bad_Opcode },
8501     { Bad_Opcode },
8502     { Bad_Opcode },
8503     { Bad_Opcode },
8504     { Bad_Opcode },
8505     /* 40 */
8506     { Bad_Opcode },
8507     { Bad_Opcode },
8508     { Bad_Opcode },
8509     { Bad_Opcode },
8510     { Bad_Opcode },
8511     { Bad_Opcode },
8512     { Bad_Opcode },
8513     { Bad_Opcode },
8514     /* 48 */
8515     { Bad_Opcode },
8516     { Bad_Opcode },
8517     { Bad_Opcode },
8518     { Bad_Opcode },
8519     { Bad_Opcode },
8520     { Bad_Opcode },
8521     { Bad_Opcode },
8522     { Bad_Opcode },
8523     /* 50 */
8524     { Bad_Opcode },
8525     { Bad_Opcode },
8526     { Bad_Opcode },
8527     { Bad_Opcode },
8528     { Bad_Opcode },
8529     { Bad_Opcode },
8530     { Bad_Opcode },
8531     { Bad_Opcode },
8532     /* 58 */
8533     { Bad_Opcode },
8534     { Bad_Opcode },
8535     { Bad_Opcode },
8536     { Bad_Opcode },
8537     { Bad_Opcode },
8538     { Bad_Opcode },
8539     { Bad_Opcode },
8540     { Bad_Opcode },
8541     /* 60 */
8542     { Bad_Opcode },
8543     { Bad_Opcode },
8544     { Bad_Opcode },
8545     { Bad_Opcode },
8546     { Bad_Opcode },
8547     { Bad_Opcode },
8548     { Bad_Opcode },
8549     { Bad_Opcode },
8550     /* 68 */
8551     { Bad_Opcode },
8552     { Bad_Opcode },
8553     { Bad_Opcode },
8554     { Bad_Opcode },
8555     { Bad_Opcode },
8556     { Bad_Opcode },
8557     { Bad_Opcode },
8558     { Bad_Opcode },
8559     /* 70 */
8560     { Bad_Opcode },
8561     { Bad_Opcode },
8562     { Bad_Opcode },
8563     { Bad_Opcode },
8564     { Bad_Opcode },
8565     { Bad_Opcode },
8566     { Bad_Opcode },
8567     { Bad_Opcode },
8568     /* 78 */
8569     { Bad_Opcode },
8570     { Bad_Opcode },
8571     { Bad_Opcode },
8572     { Bad_Opcode },
8573     { Bad_Opcode },
8574     { Bad_Opcode },
8575     { Bad_Opcode },
8576     { Bad_Opcode },
8577     /* 80 */
8578     { Bad_Opcode },
8579     { Bad_Opcode },
8580     { Bad_Opcode },
8581     { Bad_Opcode },
8582     { Bad_Opcode },
8583     { Bad_Opcode },
8584     { Bad_Opcode },
8585     { Bad_Opcode },
8586     /* 88 */
8587     { Bad_Opcode },
8588     { Bad_Opcode },
8589     { Bad_Opcode },
8590     { Bad_Opcode },
8591     { Bad_Opcode },
8592     { Bad_Opcode },
8593     { Bad_Opcode },
8594     { Bad_Opcode },
8595     /* 90 */
8596     { Bad_Opcode },
8597     { Bad_Opcode },
8598     { Bad_Opcode },
8599     { Bad_Opcode },
8600     { Bad_Opcode },
8601     { Bad_Opcode },
8602     { Bad_Opcode },
8603     { Bad_Opcode },
8604     /* 98 */
8605     { Bad_Opcode },
8606     { Bad_Opcode },
8607     { Bad_Opcode },
8608     { Bad_Opcode },
8609     { Bad_Opcode },
8610     { Bad_Opcode },
8611     { Bad_Opcode },
8612     { Bad_Opcode },
8613     /* a0 */
8614     { Bad_Opcode },
8615     { Bad_Opcode },
8616     { Bad_Opcode },
8617     { Bad_Opcode },
8618     { Bad_Opcode },
8619     { Bad_Opcode },
8620     { Bad_Opcode },
8621     { Bad_Opcode },
8622     /* a8 */
8623     { Bad_Opcode },
8624     { Bad_Opcode },
8625     { Bad_Opcode },
8626     { Bad_Opcode },
8627     { Bad_Opcode },
8628     { Bad_Opcode },
8629     { Bad_Opcode },
8630     { Bad_Opcode },
8631     /* b0 */
8632     { Bad_Opcode },
8633     { Bad_Opcode },
8634     { Bad_Opcode },
8635     { Bad_Opcode },
8636     { Bad_Opcode },
8637     { Bad_Opcode },
8638     { Bad_Opcode },
8639     { Bad_Opcode },
8640     /* b8 */
8641     { Bad_Opcode },
8642     { Bad_Opcode },
8643     { Bad_Opcode },
8644     { Bad_Opcode },
8645     { Bad_Opcode },
8646     { Bad_Opcode },
8647     { Bad_Opcode },
8648     { Bad_Opcode },
8649     /* c0 */
8650     { Bad_Opcode },
8651     { Bad_Opcode },
8652     { Bad_Opcode },
8653     { Bad_Opcode },
8654     { Bad_Opcode },
8655     { Bad_Opcode },
8656     { Bad_Opcode },
8657     { Bad_Opcode },
8658     /* c8 */
8659     { Bad_Opcode },
8660     { Bad_Opcode },
8661     { Bad_Opcode },
8662     { Bad_Opcode },
8663     { Bad_Opcode },
8664     { Bad_Opcode },
8665     { Bad_Opcode },
8666     { Bad_Opcode },
8667     /* d0 */
8668     { Bad_Opcode },
8669     { Bad_Opcode },
8670     { Bad_Opcode },
8671     { Bad_Opcode },
8672     { Bad_Opcode },
8673     { Bad_Opcode },
8674     { Bad_Opcode },
8675     { Bad_Opcode },
8676     /* d8 */
8677     { Bad_Opcode },
8678     { Bad_Opcode },
8679     { Bad_Opcode },
8680     { Bad_Opcode },
8681     { Bad_Opcode },
8682     { Bad_Opcode },
8683     { Bad_Opcode },
8684     { Bad_Opcode },
8685     /* e0 */
8686     { Bad_Opcode },
8687     { Bad_Opcode },
8688     { Bad_Opcode },
8689     { Bad_Opcode },
8690     { Bad_Opcode },
8691     { Bad_Opcode },
8692     { Bad_Opcode },
8693     { Bad_Opcode },
8694     /* e8 */
8695     { Bad_Opcode },
8696     { Bad_Opcode },
8697     { Bad_Opcode },
8698     { Bad_Opcode },
8699     { Bad_Opcode },
8700     { Bad_Opcode },
8701     { Bad_Opcode },
8702     { Bad_Opcode },
8703     /* f0 */
8704     { Bad_Opcode },
8705     { Bad_Opcode },
8706     { Bad_Opcode },
8707     { Bad_Opcode },
8708     { Bad_Opcode },
8709     { Bad_Opcode },
8710     { Bad_Opcode },
8711     { Bad_Opcode },
8712     /* f8 */
8713     { Bad_Opcode },
8714     { Bad_Opcode },
8715     { Bad_Opcode },
8716     { Bad_Opcode },
8717     { Bad_Opcode },
8718     { Bad_Opcode },
8719     { Bad_Opcode },
8720     { Bad_Opcode },
8721   },
8722 };
8723
8724 static const struct dis386 vex_table[][256] = {
8725   /* VEX_0F */
8726   {
8727     /* 00 */
8728     { Bad_Opcode },
8729     { Bad_Opcode },
8730     { Bad_Opcode },
8731     { Bad_Opcode },
8732     { Bad_Opcode },
8733     { Bad_Opcode },
8734     { Bad_Opcode },
8735     { Bad_Opcode },
8736     /* 08 */
8737     { Bad_Opcode },
8738     { Bad_Opcode },
8739     { Bad_Opcode },
8740     { Bad_Opcode },
8741     { Bad_Opcode },
8742     { Bad_Opcode },
8743     { Bad_Opcode },
8744     { Bad_Opcode },
8745     /* 10 */
8746     { PREFIX_TABLE (PREFIX_VEX_0F10) },
8747     { PREFIX_TABLE (PREFIX_VEX_0F11) },
8748     { PREFIX_TABLE (PREFIX_VEX_0F12) },
8749     { MOD_TABLE (MOD_VEX_0F13) },
8750     { VEX_W_TABLE (VEX_W_0F14) },
8751     { VEX_W_TABLE (VEX_W_0F15) },
8752     { PREFIX_TABLE (PREFIX_VEX_0F16) },
8753     { MOD_TABLE (MOD_VEX_0F17) },
8754     /* 18 */
8755     { Bad_Opcode },
8756     { Bad_Opcode },
8757     { Bad_Opcode },
8758     { Bad_Opcode },
8759     { Bad_Opcode },
8760     { Bad_Opcode },
8761     { Bad_Opcode },
8762     { Bad_Opcode },
8763     /* 20 */
8764     { Bad_Opcode },
8765     { Bad_Opcode },
8766     { Bad_Opcode },
8767     { Bad_Opcode },
8768     { Bad_Opcode },
8769     { Bad_Opcode },
8770     { Bad_Opcode },
8771     { Bad_Opcode },
8772     /* 28 */
8773     { VEX_W_TABLE (VEX_W_0F28) },
8774     { VEX_W_TABLE (VEX_W_0F29) },
8775     { PREFIX_TABLE (PREFIX_VEX_0F2A) },
8776     { MOD_TABLE (MOD_VEX_0F2B) },
8777     { PREFIX_TABLE (PREFIX_VEX_0F2C) },
8778     { PREFIX_TABLE (PREFIX_VEX_0F2D) },
8779     { PREFIX_TABLE (PREFIX_VEX_0F2E) },
8780     { PREFIX_TABLE (PREFIX_VEX_0F2F) },
8781     /* 30 */
8782     { Bad_Opcode },
8783     { Bad_Opcode },
8784     { Bad_Opcode },
8785     { Bad_Opcode },
8786     { Bad_Opcode },
8787     { Bad_Opcode },
8788     { Bad_Opcode },
8789     { Bad_Opcode },
8790     /* 38 */
8791     { Bad_Opcode },
8792     { Bad_Opcode },
8793     { Bad_Opcode },
8794     { Bad_Opcode },
8795     { Bad_Opcode },
8796     { Bad_Opcode },
8797     { Bad_Opcode },
8798     { Bad_Opcode },
8799     /* 40 */
8800     { Bad_Opcode },
8801     { PREFIX_TABLE (PREFIX_VEX_0F41) },
8802     { PREFIX_TABLE (PREFIX_VEX_0F42) },
8803     { Bad_Opcode },
8804     { PREFIX_TABLE (PREFIX_VEX_0F44) },
8805     { PREFIX_TABLE (PREFIX_VEX_0F45) },
8806     { PREFIX_TABLE (PREFIX_VEX_0F46) },
8807     { PREFIX_TABLE (PREFIX_VEX_0F47) },
8808     /* 48 */
8809     { Bad_Opcode },
8810     { Bad_Opcode },
8811     { PREFIX_TABLE (PREFIX_VEX_0F4A) },
8812     { PREFIX_TABLE (PREFIX_VEX_0F4B) },
8813     { Bad_Opcode },
8814     { Bad_Opcode },
8815     { Bad_Opcode },
8816     { Bad_Opcode },
8817     /* 50 */
8818     { MOD_TABLE (MOD_VEX_0F50) },
8819     { PREFIX_TABLE (PREFIX_VEX_0F51) },
8820     { PREFIX_TABLE (PREFIX_VEX_0F52) },
8821     { PREFIX_TABLE (PREFIX_VEX_0F53) },
8822     { "vandpX",         { XM, Vex, EXx }, 0 },
8823     { "vandnpX",        { XM, Vex, EXx }, 0 },
8824     { "vorpX",          { XM, Vex, EXx }, 0 },
8825     { "vxorpX",         { XM, Vex, EXx }, 0 },
8826     /* 58 */
8827     { PREFIX_TABLE (PREFIX_VEX_0F58) },
8828     { PREFIX_TABLE (PREFIX_VEX_0F59) },
8829     { PREFIX_TABLE (PREFIX_VEX_0F5A) },
8830     { PREFIX_TABLE (PREFIX_VEX_0F5B) },
8831     { PREFIX_TABLE (PREFIX_VEX_0F5C) },
8832     { PREFIX_TABLE (PREFIX_VEX_0F5D) },
8833     { PREFIX_TABLE (PREFIX_VEX_0F5E) },
8834     { PREFIX_TABLE (PREFIX_VEX_0F5F) },
8835     /* 60 */
8836     { PREFIX_TABLE (PREFIX_VEX_0F60) },
8837     { PREFIX_TABLE (PREFIX_VEX_0F61) },
8838     { PREFIX_TABLE (PREFIX_VEX_0F62) },
8839     { PREFIX_TABLE (PREFIX_VEX_0F63) },
8840     { PREFIX_TABLE (PREFIX_VEX_0F64) },
8841     { PREFIX_TABLE (PREFIX_VEX_0F65) },
8842     { PREFIX_TABLE (PREFIX_VEX_0F66) },
8843     { PREFIX_TABLE (PREFIX_VEX_0F67) },
8844     /* 68 */
8845     { PREFIX_TABLE (PREFIX_VEX_0F68) },
8846     { PREFIX_TABLE (PREFIX_VEX_0F69) },
8847     { PREFIX_TABLE (PREFIX_VEX_0F6A) },
8848     { PREFIX_TABLE (PREFIX_VEX_0F6B) },
8849     { PREFIX_TABLE (PREFIX_VEX_0F6C) },
8850     { PREFIX_TABLE (PREFIX_VEX_0F6D) },
8851     { PREFIX_TABLE (PREFIX_VEX_0F6E) },
8852     { PREFIX_TABLE (PREFIX_VEX_0F6F) },
8853     /* 70 */
8854     { PREFIX_TABLE (PREFIX_VEX_0F70) },
8855     { REG_TABLE (REG_VEX_0F71) },
8856     { REG_TABLE (REG_VEX_0F72) },
8857     { REG_TABLE (REG_VEX_0F73) },
8858     { PREFIX_TABLE (PREFIX_VEX_0F74) },
8859     { PREFIX_TABLE (PREFIX_VEX_0F75) },
8860     { PREFIX_TABLE (PREFIX_VEX_0F76) },
8861     { PREFIX_TABLE (PREFIX_VEX_0F77) },
8862     /* 78 */
8863     { Bad_Opcode },
8864     { Bad_Opcode },
8865     { Bad_Opcode },
8866     { Bad_Opcode },
8867     { PREFIX_TABLE (PREFIX_VEX_0F7C) },
8868     { PREFIX_TABLE (PREFIX_VEX_0F7D) },
8869     { PREFIX_TABLE (PREFIX_VEX_0F7E) },
8870     { PREFIX_TABLE (PREFIX_VEX_0F7F) },
8871     /* 80 */
8872     { Bad_Opcode },
8873     { Bad_Opcode },
8874     { Bad_Opcode },
8875     { Bad_Opcode },
8876     { Bad_Opcode },
8877     { Bad_Opcode },
8878     { Bad_Opcode },
8879     { Bad_Opcode },
8880     /* 88 */
8881     { Bad_Opcode },
8882     { Bad_Opcode },
8883     { Bad_Opcode },
8884     { Bad_Opcode },
8885     { Bad_Opcode },
8886     { Bad_Opcode },
8887     { Bad_Opcode },
8888     { Bad_Opcode },
8889     /* 90 */
8890     { PREFIX_TABLE (PREFIX_VEX_0F90) },
8891     { PREFIX_TABLE (PREFIX_VEX_0F91) },
8892     { PREFIX_TABLE (PREFIX_VEX_0F92) },
8893     { PREFIX_TABLE (PREFIX_VEX_0F93) },
8894     { Bad_Opcode },
8895     { Bad_Opcode },
8896     { Bad_Opcode },
8897     { Bad_Opcode },
8898     /* 98 */
8899     { PREFIX_TABLE (PREFIX_VEX_0F98) },
8900     { PREFIX_TABLE (PREFIX_VEX_0F99) },
8901     { Bad_Opcode },
8902     { Bad_Opcode },
8903     { Bad_Opcode },
8904     { Bad_Opcode },
8905     { Bad_Opcode },
8906     { Bad_Opcode },
8907     /* a0 */
8908     { Bad_Opcode },
8909     { Bad_Opcode },
8910     { Bad_Opcode },
8911     { Bad_Opcode },
8912     { Bad_Opcode },
8913     { Bad_Opcode },
8914     { Bad_Opcode },
8915     { Bad_Opcode },
8916     /* a8 */
8917     { Bad_Opcode },
8918     { Bad_Opcode },
8919     { Bad_Opcode },
8920     { Bad_Opcode },
8921     { Bad_Opcode },
8922     { Bad_Opcode },
8923     { REG_TABLE (REG_VEX_0FAE) },
8924     { Bad_Opcode },
8925     /* b0 */
8926     { Bad_Opcode },
8927     { Bad_Opcode },
8928     { Bad_Opcode },
8929     { Bad_Opcode },
8930     { Bad_Opcode },
8931     { Bad_Opcode },
8932     { Bad_Opcode },
8933     { Bad_Opcode },
8934     /* b8 */
8935     { Bad_Opcode },
8936     { Bad_Opcode },
8937     { Bad_Opcode },
8938     { Bad_Opcode },
8939     { Bad_Opcode },
8940     { Bad_Opcode },
8941     { Bad_Opcode },
8942     { Bad_Opcode },
8943     /* c0 */
8944     { Bad_Opcode },
8945     { Bad_Opcode },
8946     { PREFIX_TABLE (PREFIX_VEX_0FC2) },
8947     { Bad_Opcode },
8948     { PREFIX_TABLE (PREFIX_VEX_0FC4) },
8949     { PREFIX_TABLE (PREFIX_VEX_0FC5) },
8950     { "vshufpX",        { XM, Vex, EXx, Ib }, 0 },
8951     { Bad_Opcode },
8952     /* c8 */
8953     { Bad_Opcode },
8954     { Bad_Opcode },
8955     { Bad_Opcode },
8956     { Bad_Opcode },
8957     { Bad_Opcode },
8958     { Bad_Opcode },
8959     { Bad_Opcode },
8960     { Bad_Opcode },
8961     /* d0 */
8962     { PREFIX_TABLE (PREFIX_VEX_0FD0) },
8963     { PREFIX_TABLE (PREFIX_VEX_0FD1) },
8964     { PREFIX_TABLE (PREFIX_VEX_0FD2) },
8965     { PREFIX_TABLE (PREFIX_VEX_0FD3) },
8966     { PREFIX_TABLE (PREFIX_VEX_0FD4) },
8967     { PREFIX_TABLE (PREFIX_VEX_0FD5) },
8968     { PREFIX_TABLE (PREFIX_VEX_0FD6) },
8969     { PREFIX_TABLE (PREFIX_VEX_0FD7) },
8970     /* d8 */
8971     { PREFIX_TABLE (PREFIX_VEX_0FD8) },
8972     { PREFIX_TABLE (PREFIX_VEX_0FD9) },
8973     { PREFIX_TABLE (PREFIX_VEX_0FDA) },
8974     { PREFIX_TABLE (PREFIX_VEX_0FDB) },
8975     { PREFIX_TABLE (PREFIX_VEX_0FDC) },
8976     { PREFIX_TABLE (PREFIX_VEX_0FDD) },
8977     { PREFIX_TABLE (PREFIX_VEX_0FDE) },
8978     { PREFIX_TABLE (PREFIX_VEX_0FDF) },
8979     /* e0 */
8980     { PREFIX_TABLE (PREFIX_VEX_0FE0) },
8981     { PREFIX_TABLE (PREFIX_VEX_0FE1) },
8982     { PREFIX_TABLE (PREFIX_VEX_0FE2) },
8983     { PREFIX_TABLE (PREFIX_VEX_0FE3) },
8984     { PREFIX_TABLE (PREFIX_VEX_0FE4) },
8985     { PREFIX_TABLE (PREFIX_VEX_0FE5) },
8986     { PREFIX_TABLE (PREFIX_VEX_0FE6) },
8987     { PREFIX_TABLE (PREFIX_VEX_0FE7) },
8988     /* e8 */
8989     { PREFIX_TABLE (PREFIX_VEX_0FE8) },
8990     { PREFIX_TABLE (PREFIX_VEX_0FE9) },
8991     { PREFIX_TABLE (PREFIX_VEX_0FEA) },
8992     { PREFIX_TABLE (PREFIX_VEX_0FEB) },
8993     { PREFIX_TABLE (PREFIX_VEX_0FEC) },
8994     { PREFIX_TABLE (PREFIX_VEX_0FED) },
8995     { PREFIX_TABLE (PREFIX_VEX_0FEE) },
8996     { PREFIX_TABLE (PREFIX_VEX_0FEF) },
8997     /* f0 */
8998     { PREFIX_TABLE (PREFIX_VEX_0FF0) },
8999     { PREFIX_TABLE (PREFIX_VEX_0FF1) },
9000     { PREFIX_TABLE (PREFIX_VEX_0FF2) },
9001     { PREFIX_TABLE (PREFIX_VEX_0FF3) },
9002     { PREFIX_TABLE (PREFIX_VEX_0FF4) },
9003     { PREFIX_TABLE (PREFIX_VEX_0FF5) },
9004     { PREFIX_TABLE (PREFIX_VEX_0FF6) },
9005     { PREFIX_TABLE (PREFIX_VEX_0FF7) },
9006     /* f8 */
9007     { PREFIX_TABLE (PREFIX_VEX_0FF8) },
9008     { PREFIX_TABLE (PREFIX_VEX_0FF9) },
9009     { PREFIX_TABLE (PREFIX_VEX_0FFA) },
9010     { PREFIX_TABLE (PREFIX_VEX_0FFB) },
9011     { PREFIX_TABLE (PREFIX_VEX_0FFC) },
9012     { PREFIX_TABLE (PREFIX_VEX_0FFD) },
9013     { PREFIX_TABLE (PREFIX_VEX_0FFE) },
9014     { Bad_Opcode },
9015   },
9016   /* VEX_0F38 */
9017   {
9018     /* 00 */
9019     { PREFIX_TABLE (PREFIX_VEX_0F3800) },
9020     { PREFIX_TABLE (PREFIX_VEX_0F3801) },
9021     { PREFIX_TABLE (PREFIX_VEX_0F3802) },
9022     { PREFIX_TABLE (PREFIX_VEX_0F3803) },
9023     { PREFIX_TABLE (PREFIX_VEX_0F3804) },
9024     { PREFIX_TABLE (PREFIX_VEX_0F3805) },
9025     { PREFIX_TABLE (PREFIX_VEX_0F3806) },
9026     { PREFIX_TABLE (PREFIX_VEX_0F3807) },
9027     /* 08 */
9028     { PREFIX_TABLE (PREFIX_VEX_0F3808) },
9029     { PREFIX_TABLE (PREFIX_VEX_0F3809) },
9030     { PREFIX_TABLE (PREFIX_VEX_0F380A) },
9031     { PREFIX_TABLE (PREFIX_VEX_0F380B) },
9032     { PREFIX_TABLE (PREFIX_VEX_0F380C) },
9033     { PREFIX_TABLE (PREFIX_VEX_0F380D) },
9034     { PREFIX_TABLE (PREFIX_VEX_0F380E) },
9035     { PREFIX_TABLE (PREFIX_VEX_0F380F) },
9036     /* 10 */
9037     { Bad_Opcode },
9038     { Bad_Opcode },
9039     { Bad_Opcode },
9040     { PREFIX_TABLE (PREFIX_VEX_0F3813) },
9041     { Bad_Opcode },
9042     { Bad_Opcode },
9043     { PREFIX_TABLE (PREFIX_VEX_0F3816) },
9044     { PREFIX_TABLE (PREFIX_VEX_0F3817) },
9045     /* 18 */
9046     { PREFIX_TABLE (PREFIX_VEX_0F3818) },
9047     { PREFIX_TABLE (PREFIX_VEX_0F3819) },
9048     { PREFIX_TABLE (PREFIX_VEX_0F381A) },
9049     { Bad_Opcode },
9050     { PREFIX_TABLE (PREFIX_VEX_0F381C) },
9051     { PREFIX_TABLE (PREFIX_VEX_0F381D) },
9052     { PREFIX_TABLE (PREFIX_VEX_0F381E) },
9053     { Bad_Opcode },
9054     /* 20 */
9055     { PREFIX_TABLE (PREFIX_VEX_0F3820) },
9056     { PREFIX_TABLE (PREFIX_VEX_0F3821) },
9057     { PREFIX_TABLE (PREFIX_VEX_0F3822) },
9058     { PREFIX_TABLE (PREFIX_VEX_0F3823) },
9059     { PREFIX_TABLE (PREFIX_VEX_0F3824) },
9060     { PREFIX_TABLE (PREFIX_VEX_0F3825) },
9061     { Bad_Opcode },
9062     { Bad_Opcode },
9063     /* 28 */
9064     { PREFIX_TABLE (PREFIX_VEX_0F3828) },
9065     { PREFIX_TABLE (PREFIX_VEX_0F3829) },
9066     { PREFIX_TABLE (PREFIX_VEX_0F382A) },
9067     { PREFIX_TABLE (PREFIX_VEX_0F382B) },
9068     { PREFIX_TABLE (PREFIX_VEX_0F382C) },
9069     { PREFIX_TABLE (PREFIX_VEX_0F382D) },
9070     { PREFIX_TABLE (PREFIX_VEX_0F382E) },
9071     { PREFIX_TABLE (PREFIX_VEX_0F382F) },
9072     /* 30 */
9073     { PREFIX_TABLE (PREFIX_VEX_0F3830) },
9074     { PREFIX_TABLE (PREFIX_VEX_0F3831) },
9075     { PREFIX_TABLE (PREFIX_VEX_0F3832) },
9076     { PREFIX_TABLE (PREFIX_VEX_0F3833) },
9077     { PREFIX_TABLE (PREFIX_VEX_0F3834) },
9078     { PREFIX_TABLE (PREFIX_VEX_0F3835) },
9079     { PREFIX_TABLE (PREFIX_VEX_0F3836) },
9080     { PREFIX_TABLE (PREFIX_VEX_0F3837) },
9081     /* 38 */
9082     { PREFIX_TABLE (PREFIX_VEX_0F3838) },
9083     { PREFIX_TABLE (PREFIX_VEX_0F3839) },
9084     { PREFIX_TABLE (PREFIX_VEX_0F383A) },
9085     { PREFIX_TABLE (PREFIX_VEX_0F383B) },
9086     { PREFIX_TABLE (PREFIX_VEX_0F383C) },
9087     { PREFIX_TABLE (PREFIX_VEX_0F383D) },
9088     { PREFIX_TABLE (PREFIX_VEX_0F383E) },
9089     { PREFIX_TABLE (PREFIX_VEX_0F383F) },
9090     /* 40 */
9091     { PREFIX_TABLE (PREFIX_VEX_0F3840) },
9092     { PREFIX_TABLE (PREFIX_VEX_0F3841) },
9093     { Bad_Opcode },
9094     { Bad_Opcode },
9095     { Bad_Opcode },
9096     { PREFIX_TABLE (PREFIX_VEX_0F3845) },
9097     { PREFIX_TABLE (PREFIX_VEX_0F3846) },
9098     { PREFIX_TABLE (PREFIX_VEX_0F3847) },
9099     /* 48 */
9100     { Bad_Opcode },
9101     { Bad_Opcode },
9102     { Bad_Opcode },
9103     { Bad_Opcode },
9104     { Bad_Opcode },
9105     { Bad_Opcode },
9106     { Bad_Opcode },
9107     { Bad_Opcode },
9108     /* 50 */
9109     { Bad_Opcode },
9110     { Bad_Opcode },
9111     { Bad_Opcode },
9112     { Bad_Opcode },
9113     { Bad_Opcode },
9114     { Bad_Opcode },
9115     { Bad_Opcode },
9116     { Bad_Opcode },
9117     /* 58 */
9118     { PREFIX_TABLE (PREFIX_VEX_0F3858) },
9119     { PREFIX_TABLE (PREFIX_VEX_0F3859) },
9120     { PREFIX_TABLE (PREFIX_VEX_0F385A) },
9121     { Bad_Opcode },
9122     { Bad_Opcode },
9123     { Bad_Opcode },
9124     { Bad_Opcode },
9125     { Bad_Opcode },
9126     /* 60 */
9127     { Bad_Opcode },
9128     { Bad_Opcode },
9129     { Bad_Opcode },
9130     { Bad_Opcode },
9131     { Bad_Opcode },
9132     { Bad_Opcode },
9133     { Bad_Opcode },
9134     { Bad_Opcode },
9135     /* 68 */
9136     { Bad_Opcode },
9137     { Bad_Opcode },
9138     { Bad_Opcode },
9139     { Bad_Opcode },
9140     { Bad_Opcode },
9141     { Bad_Opcode },
9142     { Bad_Opcode },
9143     { Bad_Opcode },
9144     /* 70 */
9145     { Bad_Opcode },
9146     { Bad_Opcode },
9147     { Bad_Opcode },
9148     { Bad_Opcode },
9149     { Bad_Opcode },
9150     { Bad_Opcode },
9151     { Bad_Opcode },
9152     { Bad_Opcode },
9153     /* 78 */
9154     { PREFIX_TABLE (PREFIX_VEX_0F3878) },
9155     { PREFIX_TABLE (PREFIX_VEX_0F3879) },
9156     { Bad_Opcode },
9157     { Bad_Opcode },
9158     { Bad_Opcode },
9159     { Bad_Opcode },
9160     { Bad_Opcode },
9161     { Bad_Opcode },
9162     /* 80 */
9163     { Bad_Opcode },
9164     { Bad_Opcode },
9165     { Bad_Opcode },
9166     { Bad_Opcode },
9167     { Bad_Opcode },
9168     { Bad_Opcode },
9169     { Bad_Opcode },
9170     { Bad_Opcode },
9171     /* 88 */
9172     { Bad_Opcode },
9173     { Bad_Opcode },
9174     { Bad_Opcode },
9175     { Bad_Opcode },
9176     { PREFIX_TABLE (PREFIX_VEX_0F388C) },
9177     { Bad_Opcode },
9178     { PREFIX_TABLE (PREFIX_VEX_0F388E) },
9179     { Bad_Opcode },
9180     /* 90 */
9181     { PREFIX_TABLE (PREFIX_VEX_0F3890) },
9182     { PREFIX_TABLE (PREFIX_VEX_0F3891) },
9183     { PREFIX_TABLE (PREFIX_VEX_0F3892) },
9184     { PREFIX_TABLE (PREFIX_VEX_0F3893) },
9185     { Bad_Opcode },
9186     { Bad_Opcode },
9187     { PREFIX_TABLE (PREFIX_VEX_0F3896) },
9188     { PREFIX_TABLE (PREFIX_VEX_0F3897) },
9189     /* 98 */
9190     { PREFIX_TABLE (PREFIX_VEX_0F3898) },
9191     { PREFIX_TABLE (PREFIX_VEX_0F3899) },
9192     { PREFIX_TABLE (PREFIX_VEX_0F389A) },
9193     { PREFIX_TABLE (PREFIX_VEX_0F389B) },
9194     { PREFIX_TABLE (PREFIX_VEX_0F389C) },
9195     { PREFIX_TABLE (PREFIX_VEX_0F389D) },
9196     { PREFIX_TABLE (PREFIX_VEX_0F389E) },
9197     { PREFIX_TABLE (PREFIX_VEX_0F389F) },
9198     /* a0 */
9199     { Bad_Opcode },
9200     { Bad_Opcode },
9201     { Bad_Opcode },
9202     { Bad_Opcode },
9203     { Bad_Opcode },
9204     { Bad_Opcode },
9205     { PREFIX_TABLE (PREFIX_VEX_0F38A6) },
9206     { PREFIX_TABLE (PREFIX_VEX_0F38A7) },
9207     /* a8 */
9208     { PREFIX_TABLE (PREFIX_VEX_0F38A8) },
9209     { PREFIX_TABLE (PREFIX_VEX_0F38A9) },
9210     { PREFIX_TABLE (PREFIX_VEX_0F38AA) },
9211     { PREFIX_TABLE (PREFIX_VEX_0F38AB) },
9212     { PREFIX_TABLE (PREFIX_VEX_0F38AC) },
9213     { PREFIX_TABLE (PREFIX_VEX_0F38AD) },
9214     { PREFIX_TABLE (PREFIX_VEX_0F38AE) },
9215     { PREFIX_TABLE (PREFIX_VEX_0F38AF) },
9216     /* b0 */
9217     { Bad_Opcode },
9218     { Bad_Opcode },
9219     { Bad_Opcode },
9220     { Bad_Opcode },
9221     { Bad_Opcode },
9222     { Bad_Opcode },
9223     { PREFIX_TABLE (PREFIX_VEX_0F38B6) },
9224     { PREFIX_TABLE (PREFIX_VEX_0F38B7) },
9225     /* b8 */
9226     { PREFIX_TABLE (PREFIX_VEX_0F38B8) },
9227     { PREFIX_TABLE (PREFIX_VEX_0F38B9) },
9228     { PREFIX_TABLE (PREFIX_VEX_0F38BA) },
9229     { PREFIX_TABLE (PREFIX_VEX_0F38BB) },
9230     { PREFIX_TABLE (PREFIX_VEX_0F38BC) },
9231     { PREFIX_TABLE (PREFIX_VEX_0F38BD) },
9232     { PREFIX_TABLE (PREFIX_VEX_0F38BE) },
9233     { PREFIX_TABLE (PREFIX_VEX_0F38BF) },
9234     /* c0 */
9235     { Bad_Opcode },
9236     { Bad_Opcode },
9237     { Bad_Opcode },
9238     { Bad_Opcode },
9239     { Bad_Opcode },
9240     { Bad_Opcode },
9241     { Bad_Opcode },
9242     { Bad_Opcode },
9243     /* c8 */
9244     { Bad_Opcode },
9245     { Bad_Opcode },
9246     { Bad_Opcode },
9247     { Bad_Opcode },
9248     { Bad_Opcode },
9249     { Bad_Opcode },
9250     { Bad_Opcode },
9251     { Bad_Opcode },
9252     /* d0 */
9253     { Bad_Opcode },
9254     { Bad_Opcode },
9255     { Bad_Opcode },
9256     { Bad_Opcode },
9257     { Bad_Opcode },
9258     { Bad_Opcode },
9259     { Bad_Opcode },
9260     { Bad_Opcode },
9261     /* d8 */
9262     { Bad_Opcode },
9263     { Bad_Opcode },
9264     { Bad_Opcode },
9265     { PREFIX_TABLE (PREFIX_VEX_0F38DB) },
9266     { PREFIX_TABLE (PREFIX_VEX_0F38DC) },
9267     { PREFIX_TABLE (PREFIX_VEX_0F38DD) },
9268     { PREFIX_TABLE (PREFIX_VEX_0F38DE) },
9269     { PREFIX_TABLE (PREFIX_VEX_0F38DF) },
9270     /* e0 */
9271     { Bad_Opcode },
9272     { Bad_Opcode },
9273     { Bad_Opcode },
9274     { Bad_Opcode },
9275     { Bad_Opcode },
9276     { Bad_Opcode },
9277     { Bad_Opcode },
9278     { Bad_Opcode },
9279     /* e8 */
9280     { Bad_Opcode },
9281     { Bad_Opcode },
9282     { Bad_Opcode },
9283     { Bad_Opcode },
9284     { Bad_Opcode },
9285     { Bad_Opcode },
9286     { Bad_Opcode },
9287     { Bad_Opcode },
9288     /* f0 */
9289     { Bad_Opcode },
9290     { Bad_Opcode },
9291     { PREFIX_TABLE (PREFIX_VEX_0F38F2) },
9292     { REG_TABLE (REG_VEX_0F38F3) },
9293     { Bad_Opcode },
9294     { PREFIX_TABLE (PREFIX_VEX_0F38F5) },
9295     { PREFIX_TABLE (PREFIX_VEX_0F38F6) },
9296     { PREFIX_TABLE (PREFIX_VEX_0F38F7) },
9297     /* f8 */
9298     { Bad_Opcode },
9299     { Bad_Opcode },
9300     { Bad_Opcode },
9301     { Bad_Opcode },
9302     { Bad_Opcode },
9303     { Bad_Opcode },
9304     { Bad_Opcode },
9305     { Bad_Opcode },
9306   },
9307   /* VEX_0F3A */
9308   {
9309     /* 00 */
9310     { PREFIX_TABLE (PREFIX_VEX_0F3A00) },
9311     { PREFIX_TABLE (PREFIX_VEX_0F3A01) },
9312     { PREFIX_TABLE (PREFIX_VEX_0F3A02) },
9313     { Bad_Opcode },
9314     { PREFIX_TABLE (PREFIX_VEX_0F3A04) },
9315     { PREFIX_TABLE (PREFIX_VEX_0F3A05) },
9316     { PREFIX_TABLE (PREFIX_VEX_0F3A06) },
9317     { Bad_Opcode },
9318     /* 08 */
9319     { PREFIX_TABLE (PREFIX_VEX_0F3A08) },
9320     { PREFIX_TABLE (PREFIX_VEX_0F3A09) },
9321     { PREFIX_TABLE (PREFIX_VEX_0F3A0A) },
9322     { PREFIX_TABLE (PREFIX_VEX_0F3A0B) },
9323     { PREFIX_TABLE (PREFIX_VEX_0F3A0C) },
9324     { PREFIX_TABLE (PREFIX_VEX_0F3A0D) },
9325     { PREFIX_TABLE (PREFIX_VEX_0F3A0E) },
9326     { PREFIX_TABLE (PREFIX_VEX_0F3A0F) },
9327     /* 10 */
9328     { Bad_Opcode },
9329     { Bad_Opcode },
9330     { Bad_Opcode },
9331     { Bad_Opcode },
9332     { PREFIX_TABLE (PREFIX_VEX_0F3A14) },
9333     { PREFIX_TABLE (PREFIX_VEX_0F3A15) },
9334     { PREFIX_TABLE (PREFIX_VEX_0F3A16) },
9335     { PREFIX_TABLE (PREFIX_VEX_0F3A17) },
9336     /* 18 */
9337     { PREFIX_TABLE (PREFIX_VEX_0F3A18) },
9338     { PREFIX_TABLE (PREFIX_VEX_0F3A19) },
9339     { Bad_Opcode },
9340     { Bad_Opcode },
9341     { Bad_Opcode },
9342     { PREFIX_TABLE (PREFIX_VEX_0F3A1D) },
9343     { Bad_Opcode },
9344     { Bad_Opcode },
9345     /* 20 */
9346     { PREFIX_TABLE (PREFIX_VEX_0F3A20) },
9347     { PREFIX_TABLE (PREFIX_VEX_0F3A21) },
9348     { PREFIX_TABLE (PREFIX_VEX_0F3A22) },
9349     { Bad_Opcode },
9350     { Bad_Opcode },
9351     { Bad_Opcode },
9352     { Bad_Opcode },
9353     { Bad_Opcode },
9354     /* 28 */
9355     { Bad_Opcode },
9356     { Bad_Opcode },
9357     { Bad_Opcode },
9358     { Bad_Opcode },
9359     { Bad_Opcode },
9360     { Bad_Opcode },
9361     { Bad_Opcode },
9362     { Bad_Opcode },
9363     /* 30 */
9364     { PREFIX_TABLE (PREFIX_VEX_0F3A30) },
9365     { PREFIX_TABLE (PREFIX_VEX_0F3A31) },
9366     { PREFIX_TABLE (PREFIX_VEX_0F3A32) },
9367     { PREFIX_TABLE (PREFIX_VEX_0F3A33) },
9368     { Bad_Opcode },
9369     { Bad_Opcode },
9370     { Bad_Opcode },
9371     { Bad_Opcode },
9372     /* 38 */
9373     { PREFIX_TABLE (PREFIX_VEX_0F3A38) },
9374     { PREFIX_TABLE (PREFIX_VEX_0F3A39) },
9375     { Bad_Opcode },
9376     { Bad_Opcode },
9377     { Bad_Opcode },
9378     { Bad_Opcode },
9379     { Bad_Opcode },
9380     { Bad_Opcode },
9381     /* 40 */
9382     { PREFIX_TABLE (PREFIX_VEX_0F3A40) },
9383     { PREFIX_TABLE (PREFIX_VEX_0F3A41) },
9384     { PREFIX_TABLE (PREFIX_VEX_0F3A42) },
9385     { Bad_Opcode },
9386     { PREFIX_TABLE (PREFIX_VEX_0F3A44) },
9387     { Bad_Opcode },
9388     { PREFIX_TABLE (PREFIX_VEX_0F3A46) },
9389     { Bad_Opcode },
9390     /* 48 */
9391     { PREFIX_TABLE (PREFIX_VEX_0F3A48) },
9392     { PREFIX_TABLE (PREFIX_VEX_0F3A49) },
9393     { PREFIX_TABLE (PREFIX_VEX_0F3A4A) },
9394     { PREFIX_TABLE (PREFIX_VEX_0F3A4B) },
9395     { PREFIX_TABLE (PREFIX_VEX_0F3A4C) },
9396     { Bad_Opcode },
9397     { Bad_Opcode },
9398     { Bad_Opcode },
9399     /* 50 */
9400     { Bad_Opcode },
9401     { Bad_Opcode },
9402     { Bad_Opcode },
9403     { Bad_Opcode },
9404     { Bad_Opcode },
9405     { Bad_Opcode },
9406     { Bad_Opcode },
9407     { Bad_Opcode },
9408     /* 58 */
9409     { Bad_Opcode },
9410     { Bad_Opcode },
9411     { Bad_Opcode },
9412     { Bad_Opcode },
9413     { PREFIX_TABLE (PREFIX_VEX_0F3A5C) },
9414     { PREFIX_TABLE (PREFIX_VEX_0F3A5D) },
9415     { PREFIX_TABLE (PREFIX_VEX_0F3A5E) },
9416     { PREFIX_TABLE (PREFIX_VEX_0F3A5F) },
9417     /* 60 */
9418     { PREFIX_TABLE (PREFIX_VEX_0F3A60) },
9419     { PREFIX_TABLE (PREFIX_VEX_0F3A61) },
9420     { PREFIX_TABLE (PREFIX_VEX_0F3A62) },
9421     { PREFIX_TABLE (PREFIX_VEX_0F3A63) },
9422     { Bad_Opcode },
9423     { Bad_Opcode },
9424     { Bad_Opcode },
9425     { Bad_Opcode },
9426     /* 68 */
9427     { PREFIX_TABLE (PREFIX_VEX_0F3A68) },
9428     { PREFIX_TABLE (PREFIX_VEX_0F3A69) },
9429     { PREFIX_TABLE (PREFIX_VEX_0F3A6A) },
9430     { PREFIX_TABLE (PREFIX_VEX_0F3A6B) },
9431     { PREFIX_TABLE (PREFIX_VEX_0F3A6C) },
9432     { PREFIX_TABLE (PREFIX_VEX_0F3A6D) },
9433     { PREFIX_TABLE (PREFIX_VEX_0F3A6E) },
9434     { PREFIX_TABLE (PREFIX_VEX_0F3A6F) },
9435     /* 70 */
9436     { Bad_Opcode },
9437     { Bad_Opcode },
9438     { Bad_Opcode },
9439     { Bad_Opcode },
9440     { Bad_Opcode },
9441     { Bad_Opcode },
9442     { Bad_Opcode },
9443     { Bad_Opcode },
9444     /* 78 */
9445     { PREFIX_TABLE (PREFIX_VEX_0F3A78) },
9446     { PREFIX_TABLE (PREFIX_VEX_0F3A79) },
9447     { PREFIX_TABLE (PREFIX_VEX_0F3A7A) },
9448     { PREFIX_TABLE (PREFIX_VEX_0F3A7B) },
9449     { PREFIX_TABLE (PREFIX_VEX_0F3A7C) },
9450     { PREFIX_TABLE (PREFIX_VEX_0F3A7D) },
9451     { PREFIX_TABLE (PREFIX_VEX_0F3A7E) },
9452     { PREFIX_TABLE (PREFIX_VEX_0F3A7F) },
9453     /* 80 */
9454     { Bad_Opcode },
9455     { Bad_Opcode },
9456     { Bad_Opcode },
9457     { Bad_Opcode },
9458     { Bad_Opcode },
9459     { Bad_Opcode },
9460     { Bad_Opcode },
9461     { Bad_Opcode },
9462     /* 88 */
9463     { Bad_Opcode },
9464     { Bad_Opcode },
9465     { Bad_Opcode },
9466     { Bad_Opcode },
9467     { Bad_Opcode },
9468     { Bad_Opcode },
9469     { Bad_Opcode },
9470     { Bad_Opcode },
9471     /* 90 */
9472     { Bad_Opcode },
9473     { Bad_Opcode },
9474     { Bad_Opcode },
9475     { Bad_Opcode },
9476     { Bad_Opcode },
9477     { Bad_Opcode },
9478     { Bad_Opcode },
9479     { Bad_Opcode },
9480     /* 98 */
9481     { Bad_Opcode },
9482     { Bad_Opcode },
9483     { Bad_Opcode },
9484     { Bad_Opcode },
9485     { Bad_Opcode },
9486     { Bad_Opcode },
9487     { Bad_Opcode },
9488     { Bad_Opcode },
9489     /* a0 */
9490     { Bad_Opcode },
9491     { Bad_Opcode },
9492     { Bad_Opcode },
9493     { Bad_Opcode },
9494     { Bad_Opcode },
9495     { Bad_Opcode },
9496     { Bad_Opcode },
9497     { Bad_Opcode },
9498     /* a8 */
9499     { Bad_Opcode },
9500     { Bad_Opcode },
9501     { Bad_Opcode },
9502     { Bad_Opcode },
9503     { Bad_Opcode },
9504     { Bad_Opcode },
9505     { Bad_Opcode },
9506     { Bad_Opcode },
9507     /* b0 */
9508     { Bad_Opcode },
9509     { Bad_Opcode },
9510     { Bad_Opcode },
9511     { Bad_Opcode },
9512     { Bad_Opcode },
9513     { Bad_Opcode },
9514     { Bad_Opcode },
9515     { Bad_Opcode },
9516     /* b8 */
9517     { Bad_Opcode },
9518     { Bad_Opcode },
9519     { Bad_Opcode },
9520     { Bad_Opcode },
9521     { Bad_Opcode },
9522     { Bad_Opcode },
9523     { Bad_Opcode },
9524     { Bad_Opcode },
9525     /* c0 */
9526     { Bad_Opcode },
9527     { Bad_Opcode },
9528     { Bad_Opcode },
9529     { Bad_Opcode },
9530     { Bad_Opcode },
9531     { Bad_Opcode },
9532     { Bad_Opcode },
9533     { Bad_Opcode },
9534     /* c8 */
9535     { Bad_Opcode },
9536     { Bad_Opcode },
9537     { Bad_Opcode },
9538     { Bad_Opcode },
9539     { Bad_Opcode },
9540     { Bad_Opcode },
9541     { Bad_Opcode },
9542     { Bad_Opcode },
9543     /* d0 */
9544     { Bad_Opcode },
9545     { Bad_Opcode },
9546     { Bad_Opcode },
9547     { Bad_Opcode },
9548     { Bad_Opcode },
9549     { Bad_Opcode },
9550     { Bad_Opcode },
9551     { Bad_Opcode },
9552     /* d8 */
9553     { Bad_Opcode },
9554     { Bad_Opcode },
9555     { Bad_Opcode },
9556     { Bad_Opcode },
9557     { Bad_Opcode },
9558     { Bad_Opcode },
9559     { Bad_Opcode },
9560     { PREFIX_TABLE (PREFIX_VEX_0F3ADF) },
9561     /* e0 */
9562     { Bad_Opcode },
9563     { Bad_Opcode },
9564     { Bad_Opcode },
9565     { Bad_Opcode },
9566     { Bad_Opcode },
9567     { Bad_Opcode },
9568     { Bad_Opcode },
9569     { Bad_Opcode },
9570     /* e8 */
9571     { Bad_Opcode },
9572     { Bad_Opcode },
9573     { Bad_Opcode },
9574     { Bad_Opcode },
9575     { Bad_Opcode },
9576     { Bad_Opcode },
9577     { Bad_Opcode },
9578     { Bad_Opcode },
9579     /* f0 */
9580     { PREFIX_TABLE (PREFIX_VEX_0F3AF0) },
9581     { Bad_Opcode },
9582     { Bad_Opcode },
9583     { Bad_Opcode },
9584     { Bad_Opcode },
9585     { Bad_Opcode },
9586     { Bad_Opcode },
9587     { Bad_Opcode },
9588     /* f8 */
9589     { Bad_Opcode },
9590     { Bad_Opcode },
9591     { Bad_Opcode },
9592     { Bad_Opcode },
9593     { Bad_Opcode },
9594     { Bad_Opcode },
9595     { Bad_Opcode },
9596     { Bad_Opcode },
9597   },
9598 };
9599
9600 #define NEED_OPCODE_TABLE
9601 #include "i386-dis-evex.h"
9602 #undef NEED_OPCODE_TABLE
9603 static const struct dis386 vex_len_table[][2] = {
9604   /* VEX_LEN_0F10_P_1 */
9605   {
9606     { VEX_W_TABLE (VEX_W_0F10_P_1) },
9607     { VEX_W_TABLE (VEX_W_0F10_P_1) },
9608   },
9609
9610   /* VEX_LEN_0F10_P_3 */
9611   {
9612     { VEX_W_TABLE (VEX_W_0F10_P_3) },
9613     { VEX_W_TABLE (VEX_W_0F10_P_3) },
9614   },
9615
9616   /* VEX_LEN_0F11_P_1 */
9617   {
9618     { VEX_W_TABLE (VEX_W_0F11_P_1) },
9619     { VEX_W_TABLE (VEX_W_0F11_P_1) },
9620   },
9621
9622   /* VEX_LEN_0F11_P_3 */
9623   {
9624     { VEX_W_TABLE (VEX_W_0F11_P_3) },
9625     { VEX_W_TABLE (VEX_W_0F11_P_3) },
9626   },
9627
9628   /* VEX_LEN_0F12_P_0_M_0 */
9629   {
9630     { VEX_W_TABLE (VEX_W_0F12_P_0_M_0) },
9631   },
9632
9633   /* VEX_LEN_0F12_P_0_M_1 */
9634   {
9635     { VEX_W_TABLE (VEX_W_0F12_P_0_M_1) },
9636   },
9637
9638   /* VEX_LEN_0F12_P_2 */
9639   {
9640     { VEX_W_TABLE (VEX_W_0F12_P_2) },
9641   },
9642
9643   /* VEX_LEN_0F13_M_0 */
9644   {
9645     { VEX_W_TABLE (VEX_W_0F13_M_0) },
9646   },
9647
9648   /* VEX_LEN_0F16_P_0_M_0 */
9649   {
9650     { VEX_W_TABLE (VEX_W_0F16_P_0_M_0) },
9651   },
9652
9653   /* VEX_LEN_0F16_P_0_M_1 */
9654   {
9655     { VEX_W_TABLE (VEX_W_0F16_P_0_M_1) },
9656   },
9657
9658   /* VEX_LEN_0F16_P_2 */
9659   {
9660     { VEX_W_TABLE (VEX_W_0F16_P_2) },
9661   },
9662
9663   /* VEX_LEN_0F17_M_0 */
9664   {
9665     { VEX_W_TABLE (VEX_W_0F17_M_0) },
9666   },
9667
9668   /* VEX_LEN_0F2A_P_1 */
9669   {
9670     { "vcvtsi2ss%LQ",   { XMScalar, VexScalar, Ev }, 0 },
9671     { "vcvtsi2ss%LQ",   { XMScalar, VexScalar, Ev }, 0 },
9672   },
9673
9674   /* VEX_LEN_0F2A_P_3 */
9675   {
9676     { "vcvtsi2sd%LQ",   { XMScalar, VexScalar, Ev }, 0 },
9677     { "vcvtsi2sd%LQ",   { XMScalar, VexScalar, Ev }, 0 },
9678   },
9679
9680   /* VEX_LEN_0F2C_P_1 */
9681   {
9682     { "vcvttss2siY",    { Gv, EXdScalar }, 0 },
9683     { "vcvttss2siY",    { Gv, EXdScalar }, 0 },
9684   },
9685
9686   /* VEX_LEN_0F2C_P_3 */
9687   {
9688     { "vcvttsd2siY",    { Gv, EXqScalar }, 0 },
9689     { "vcvttsd2siY",    { Gv, EXqScalar }, 0 },
9690   },
9691
9692   /* VEX_LEN_0F2D_P_1 */
9693   {
9694     { "vcvtss2siY",     { Gv, EXdScalar }, 0 },
9695     { "vcvtss2siY",     { Gv, EXdScalar }, 0 },
9696   },
9697
9698   /* VEX_LEN_0F2D_P_3 */
9699   {
9700     { "vcvtsd2siY",     { Gv, EXqScalar }, 0 },
9701     { "vcvtsd2siY",     { Gv, EXqScalar }, 0 },
9702   },
9703
9704   /* VEX_LEN_0F2E_P_0 */
9705   {
9706     { VEX_W_TABLE (VEX_W_0F2E_P_0) },
9707     { VEX_W_TABLE (VEX_W_0F2E_P_0) },
9708   },
9709
9710   /* VEX_LEN_0F2E_P_2 */
9711   {
9712     { VEX_W_TABLE (VEX_W_0F2E_P_2) },
9713     { VEX_W_TABLE (VEX_W_0F2E_P_2) },
9714   },
9715
9716   /* VEX_LEN_0F2F_P_0 */
9717   {
9718     { VEX_W_TABLE (VEX_W_0F2F_P_0) },
9719     { VEX_W_TABLE (VEX_W_0F2F_P_0) },
9720   },
9721
9722   /* VEX_LEN_0F2F_P_2 */
9723   {
9724     { VEX_W_TABLE (VEX_W_0F2F_P_2) },
9725     { VEX_W_TABLE (VEX_W_0F2F_P_2) },
9726   },
9727
9728   /* VEX_LEN_0F41_P_0 */
9729   {
9730     { Bad_Opcode },
9731     { VEX_W_TABLE (VEX_W_0F41_P_0_LEN_1) },
9732   },
9733   /* VEX_LEN_0F41_P_2 */
9734   {
9735     { Bad_Opcode },
9736     { VEX_W_TABLE (VEX_W_0F41_P_2_LEN_1) },
9737   },
9738   /* VEX_LEN_0F42_P_0 */
9739   {
9740     { Bad_Opcode },
9741     { VEX_W_TABLE (VEX_W_0F42_P_0_LEN_1) },
9742   },
9743   /* VEX_LEN_0F42_P_2 */
9744   {
9745     { Bad_Opcode },
9746     { VEX_W_TABLE (VEX_W_0F42_P_2_LEN_1) },
9747   },
9748   /* VEX_LEN_0F44_P_0 */
9749   {
9750     { VEX_W_TABLE (VEX_W_0F44_P_0_LEN_0) },
9751   },
9752   /* VEX_LEN_0F44_P_2 */
9753   {
9754     { VEX_W_TABLE (VEX_W_0F44_P_2_LEN_0) },
9755   },
9756   /* VEX_LEN_0F45_P_0 */
9757   {
9758     { Bad_Opcode },
9759     { VEX_W_TABLE (VEX_W_0F45_P_0_LEN_1) },
9760   },
9761   /* VEX_LEN_0F45_P_2 */
9762   {
9763     { Bad_Opcode },
9764     { VEX_W_TABLE (VEX_W_0F45_P_2_LEN_1) },
9765   },
9766   /* VEX_LEN_0F46_P_0 */
9767   {
9768     { Bad_Opcode },
9769     { VEX_W_TABLE (VEX_W_0F46_P_0_LEN_1) },
9770   },
9771   /* VEX_LEN_0F46_P_2 */
9772   {
9773     { Bad_Opcode },
9774     { VEX_W_TABLE (VEX_W_0F46_P_2_LEN_1) },
9775   },
9776   /* VEX_LEN_0F47_P_0 */
9777   {
9778     { Bad_Opcode },
9779     { VEX_W_TABLE (VEX_W_0F47_P_0_LEN_1) },
9780   },
9781   /* VEX_LEN_0F47_P_2 */
9782   {
9783     { Bad_Opcode },
9784     { VEX_W_TABLE (VEX_W_0F47_P_2_LEN_1) },
9785   },
9786   /* VEX_LEN_0F4A_P_0 */
9787   {
9788     { Bad_Opcode },
9789     { VEX_W_TABLE (VEX_W_0F4A_P_0_LEN_1) },
9790   },
9791   /* VEX_LEN_0F4A_P_2 */
9792   {
9793     { Bad_Opcode },
9794     { VEX_W_TABLE (VEX_W_0F4A_P_2_LEN_1) },
9795   },
9796   /* VEX_LEN_0F4B_P_0 */
9797   {
9798     { Bad_Opcode },
9799     { VEX_W_TABLE (VEX_W_0F4B_P_0_LEN_1) },
9800   },
9801   /* VEX_LEN_0F4B_P_2 */
9802   {
9803     { Bad_Opcode },
9804     { VEX_W_TABLE (VEX_W_0F4B_P_2_LEN_1) },
9805   },
9806
9807   /* VEX_LEN_0F51_P_1 */
9808   {
9809     { VEX_W_TABLE (VEX_W_0F51_P_1) },
9810     { VEX_W_TABLE (VEX_W_0F51_P_1) },
9811   },
9812
9813   /* VEX_LEN_0F51_P_3 */
9814   {
9815     { VEX_W_TABLE (VEX_W_0F51_P_3) },
9816     { VEX_W_TABLE (VEX_W_0F51_P_3) },
9817   },
9818
9819   /* VEX_LEN_0F52_P_1 */
9820   {
9821     { VEX_W_TABLE (VEX_W_0F52_P_1) },
9822     { VEX_W_TABLE (VEX_W_0F52_P_1) },
9823   },
9824
9825   /* VEX_LEN_0F53_P_1 */
9826   {
9827     { VEX_W_TABLE (VEX_W_0F53_P_1) },
9828     { VEX_W_TABLE (VEX_W_0F53_P_1) },
9829   },
9830
9831   /* VEX_LEN_0F58_P_1 */
9832   {
9833     { VEX_W_TABLE (VEX_W_0F58_P_1) },
9834     { VEX_W_TABLE (VEX_W_0F58_P_1) },
9835   },
9836
9837   /* VEX_LEN_0F58_P_3 */
9838   {
9839     { VEX_W_TABLE (VEX_W_0F58_P_3) },
9840     { VEX_W_TABLE (VEX_W_0F58_P_3) },
9841   },
9842
9843   /* VEX_LEN_0F59_P_1 */
9844   {
9845     { VEX_W_TABLE (VEX_W_0F59_P_1) },
9846     { VEX_W_TABLE (VEX_W_0F59_P_1) },
9847   },
9848
9849   /* VEX_LEN_0F59_P_3 */
9850   {
9851     { VEX_W_TABLE (VEX_W_0F59_P_3) },
9852     { VEX_W_TABLE (VEX_W_0F59_P_3) },
9853   },
9854
9855   /* VEX_LEN_0F5A_P_1 */
9856   {
9857     { VEX_W_TABLE (VEX_W_0F5A_P_1) },
9858     { VEX_W_TABLE (VEX_W_0F5A_P_1) },
9859   },
9860
9861   /* VEX_LEN_0F5A_P_3 */
9862   {
9863     { VEX_W_TABLE (VEX_W_0F5A_P_3) },
9864     { VEX_W_TABLE (VEX_W_0F5A_P_3) },
9865   },
9866
9867   /* VEX_LEN_0F5C_P_1 */
9868   {
9869     { VEX_W_TABLE (VEX_W_0F5C_P_1) },
9870     { VEX_W_TABLE (VEX_W_0F5C_P_1) },
9871   },
9872
9873   /* VEX_LEN_0F5C_P_3 */
9874   {
9875     { VEX_W_TABLE (VEX_W_0F5C_P_3) },
9876     { VEX_W_TABLE (VEX_W_0F5C_P_3) },
9877   },
9878
9879   /* VEX_LEN_0F5D_P_1 */
9880   {
9881     { VEX_W_TABLE (VEX_W_0F5D_P_1) },
9882     { VEX_W_TABLE (VEX_W_0F5D_P_1) },
9883   },
9884
9885   /* VEX_LEN_0F5D_P_3 */
9886   {
9887     { VEX_W_TABLE (VEX_W_0F5D_P_3) },
9888     { VEX_W_TABLE (VEX_W_0F5D_P_3) },
9889   },
9890
9891   /* VEX_LEN_0F5E_P_1 */
9892   {
9893     { VEX_W_TABLE (VEX_W_0F5E_P_1) },
9894     { VEX_W_TABLE (VEX_W_0F5E_P_1) },
9895   },
9896
9897   /* VEX_LEN_0F5E_P_3 */
9898   {
9899     { VEX_W_TABLE (VEX_W_0F5E_P_3) },
9900     { VEX_W_TABLE (VEX_W_0F5E_P_3) },
9901   },
9902
9903   /* VEX_LEN_0F5F_P_1 */
9904   {
9905     { VEX_W_TABLE (VEX_W_0F5F_P_1) },
9906     { VEX_W_TABLE (VEX_W_0F5F_P_1) },
9907   },
9908
9909   /* VEX_LEN_0F5F_P_3 */
9910   {
9911     { VEX_W_TABLE (VEX_W_0F5F_P_3) },
9912     { VEX_W_TABLE (VEX_W_0F5F_P_3) },
9913   },
9914
9915   /* VEX_LEN_0F6E_P_2 */
9916   {
9917     { "vmovK",          { XMScalar, Edq }, 0 },
9918     { "vmovK",          { XMScalar, Edq }, 0 },
9919   },
9920
9921   /* VEX_LEN_0F7E_P_1 */
9922   {
9923     { VEX_W_TABLE (VEX_W_0F7E_P_1) },
9924     { VEX_W_TABLE (VEX_W_0F7E_P_1) },
9925   },
9926
9927   /* VEX_LEN_0F7E_P_2 */
9928   {
9929     { "vmovK",          { Edq, XMScalar }, 0 },
9930     { "vmovK",          { Edq, XMScalar }, 0 },
9931   },
9932
9933   /* VEX_LEN_0F90_P_0 */
9934   {
9935     { VEX_W_TABLE (VEX_W_0F90_P_0_LEN_0) },
9936   },
9937
9938   /* VEX_LEN_0F90_P_2 */
9939   {
9940     { VEX_W_TABLE (VEX_W_0F90_P_2_LEN_0) },
9941   },
9942
9943   /* VEX_LEN_0F91_P_0 */
9944   {
9945     { VEX_W_TABLE (VEX_W_0F91_P_0_LEN_0) },
9946   },
9947
9948   /* VEX_LEN_0F91_P_2 */
9949   {
9950     { VEX_W_TABLE (VEX_W_0F91_P_2_LEN_0) },
9951   },
9952
9953   /* VEX_LEN_0F92_P_0 */
9954   {
9955     { VEX_W_TABLE (VEX_W_0F92_P_0_LEN_0) },
9956   },
9957
9958   /* VEX_LEN_0F92_P_2 */
9959   {
9960     { VEX_W_TABLE (VEX_W_0F92_P_2_LEN_0) },
9961   },
9962
9963   /* VEX_LEN_0F92_P_3 */
9964   {
9965     { VEX_W_TABLE (VEX_W_0F92_P_3_LEN_0) },
9966   },
9967
9968   /* VEX_LEN_0F93_P_0 */
9969   {
9970     { VEX_W_TABLE (VEX_W_0F93_P_0_LEN_0) },
9971   },
9972
9973   /* VEX_LEN_0F93_P_2 */
9974   {
9975     { VEX_W_TABLE (VEX_W_0F93_P_2_LEN_0) },
9976   },
9977
9978   /* VEX_LEN_0F93_P_3 */
9979   {
9980     { VEX_W_TABLE (VEX_W_0F93_P_3_LEN_0) },
9981   },
9982
9983   /* VEX_LEN_0F98_P_0 */
9984   {
9985     { VEX_W_TABLE (VEX_W_0F98_P_0_LEN_0) },
9986   },
9987
9988   /* VEX_LEN_0F98_P_2 */
9989   {
9990     { VEX_W_TABLE (VEX_W_0F98_P_2_LEN_0) },
9991   },
9992
9993   /* VEX_LEN_0F99_P_0 */
9994   {
9995     { VEX_W_TABLE (VEX_W_0F99_P_0_LEN_0) },
9996   },
9997
9998   /* VEX_LEN_0F99_P_2 */
9999   {
10000     { VEX_W_TABLE (VEX_W_0F99_P_2_LEN_0) },
10001   },
10002
10003   /* VEX_LEN_0FAE_R_2_M_0 */
10004   {
10005     { VEX_W_TABLE (VEX_W_0FAE_R_2_M_0) },
10006   },
10007
10008   /* VEX_LEN_0FAE_R_3_M_0 */
10009   {
10010     { VEX_W_TABLE (VEX_W_0FAE_R_3_M_0) },
10011   },
10012
10013   /* VEX_LEN_0FC2_P_1 */
10014   {
10015     { VEX_W_TABLE (VEX_W_0FC2_P_1) },
10016     { VEX_W_TABLE (VEX_W_0FC2_P_1) },
10017   },
10018
10019   /* VEX_LEN_0FC2_P_3 */
10020   {
10021     { VEX_W_TABLE (VEX_W_0FC2_P_3) },
10022     { VEX_W_TABLE (VEX_W_0FC2_P_3) },
10023   },
10024
10025   /* VEX_LEN_0FC4_P_2 */
10026   {
10027     { VEX_W_TABLE (VEX_W_0FC4_P_2) },
10028   },
10029
10030   /* VEX_LEN_0FC5_P_2 */
10031   {
10032     { VEX_W_TABLE (VEX_W_0FC5_P_2) },
10033   },
10034
10035   /* VEX_LEN_0FD6_P_2 */
10036   {
10037     { VEX_W_TABLE (VEX_W_0FD6_P_2) },
10038     { VEX_W_TABLE (VEX_W_0FD6_P_2) },
10039   },
10040
10041   /* VEX_LEN_0FF7_P_2 */
10042   {
10043     { VEX_W_TABLE (VEX_W_0FF7_P_2) },
10044   },
10045
10046   /* VEX_LEN_0F3816_P_2 */
10047   {
10048     { Bad_Opcode },
10049     { VEX_W_TABLE (VEX_W_0F3816_P_2) },
10050   },
10051
10052   /* VEX_LEN_0F3819_P_2 */
10053   {
10054     { Bad_Opcode },
10055     { VEX_W_TABLE (VEX_W_0F3819_P_2) },
10056   },
10057
10058   /* VEX_LEN_0F381A_P_2_M_0 */
10059   {
10060     { Bad_Opcode },
10061     { VEX_W_TABLE (VEX_W_0F381A_P_2_M_0) },
10062   },
10063
10064   /* VEX_LEN_0F3836_P_2 */
10065   {
10066     { Bad_Opcode },
10067     { VEX_W_TABLE (VEX_W_0F3836_P_2) },
10068   },
10069
10070   /* VEX_LEN_0F3841_P_2 */
10071   {
10072     { VEX_W_TABLE (VEX_W_0F3841_P_2) },
10073   },
10074
10075   /* VEX_LEN_0F385A_P_2_M_0 */
10076   {
10077     { Bad_Opcode },
10078     { VEX_W_TABLE (VEX_W_0F385A_P_2_M_0) },
10079   },
10080
10081   /* VEX_LEN_0F38DB_P_2 */
10082   {
10083     { VEX_W_TABLE (VEX_W_0F38DB_P_2) },
10084   },
10085
10086   /* VEX_LEN_0F38DC_P_2 */
10087   {
10088     { VEX_W_TABLE (VEX_W_0F38DC_P_2) },
10089   },
10090
10091   /* VEX_LEN_0F38DD_P_2 */
10092   {
10093     { VEX_W_TABLE (VEX_W_0F38DD_P_2) },
10094   },
10095
10096   /* VEX_LEN_0F38DE_P_2 */
10097   {
10098     { VEX_W_TABLE (VEX_W_0F38DE_P_2) },
10099   },
10100
10101   /* VEX_LEN_0F38DF_P_2 */
10102   {
10103     { VEX_W_TABLE (VEX_W_0F38DF_P_2) },
10104   },
10105
10106   /* VEX_LEN_0F38F2_P_0 */
10107   {
10108     { "andnS",          { Gdq, VexGdq, Edq }, 0 },
10109   },
10110
10111   /* VEX_LEN_0F38F3_R_1_P_0 */
10112   {
10113     { "blsrS",          { VexGdq, Edq }, 0 },
10114   },
10115
10116   /* VEX_LEN_0F38F3_R_2_P_0 */
10117   {
10118     { "blsmskS",        { VexGdq, Edq }, 0 },
10119   },
10120
10121   /* VEX_LEN_0F38F3_R_3_P_0 */
10122   {
10123     { "blsiS",          { VexGdq, Edq }, 0 },
10124   },
10125
10126   /* VEX_LEN_0F38F5_P_0 */
10127   {
10128     { "bzhiS",          { Gdq, Edq, VexGdq }, 0 },
10129   },
10130
10131   /* VEX_LEN_0F38F5_P_1 */
10132   {
10133     { "pextS",          { Gdq, VexGdq, Edq }, 0 },
10134   },
10135
10136   /* VEX_LEN_0F38F5_P_3 */
10137   {
10138     { "pdepS",          { Gdq, VexGdq, Edq }, 0 },
10139   },
10140
10141   /* VEX_LEN_0F38F6_P_3 */
10142   {
10143     { "mulxS",          { Gdq, VexGdq, Edq }, 0 },
10144   },
10145
10146   /* VEX_LEN_0F38F7_P_0 */
10147   {
10148     { "bextrS",         { Gdq, Edq, VexGdq }, 0 },
10149   },
10150
10151   /* VEX_LEN_0F38F7_P_1 */
10152   {
10153     { "sarxS",          { Gdq, Edq, VexGdq }, 0 },
10154   },
10155
10156   /* VEX_LEN_0F38F7_P_2 */
10157   {
10158     { "shlxS",          { Gdq, Edq, VexGdq }, 0 },
10159   },
10160
10161   /* VEX_LEN_0F38F7_P_3 */
10162   {
10163     { "shrxS",          { Gdq, Edq, VexGdq }, 0 },
10164   },
10165
10166   /* VEX_LEN_0F3A00_P_2 */
10167   {
10168     { Bad_Opcode },
10169     { VEX_W_TABLE (VEX_W_0F3A00_P_2) },
10170   },
10171
10172   /* VEX_LEN_0F3A01_P_2 */
10173   {
10174     { Bad_Opcode },
10175     { VEX_W_TABLE (VEX_W_0F3A01_P_2) },
10176   },
10177
10178   /* VEX_LEN_0F3A06_P_2 */
10179   {
10180     { Bad_Opcode },
10181     { VEX_W_TABLE (VEX_W_0F3A06_P_2) },
10182   },
10183
10184   /* VEX_LEN_0F3A0A_P_2 */
10185   {
10186     { VEX_W_TABLE (VEX_W_0F3A0A_P_2) },
10187     { VEX_W_TABLE (VEX_W_0F3A0A_P_2) },
10188   },
10189
10190   /* VEX_LEN_0F3A0B_P_2 */
10191   {
10192     { VEX_W_TABLE (VEX_W_0F3A0B_P_2) },
10193     { VEX_W_TABLE (VEX_W_0F3A0B_P_2) },
10194   },
10195
10196   /* VEX_LEN_0F3A14_P_2 */
10197   {
10198     { VEX_W_TABLE (VEX_W_0F3A14_P_2) },
10199   },
10200
10201   /* VEX_LEN_0F3A15_P_2 */
10202   {
10203     { VEX_W_TABLE (VEX_W_0F3A15_P_2) },
10204   },
10205
10206   /* VEX_LEN_0F3A16_P_2  */
10207   {
10208     { "vpextrK",        { Edq, XM, Ib }, 0 },
10209   },
10210
10211   /* VEX_LEN_0F3A17_P_2 */
10212   {
10213     { "vextractps",     { Edqd, XM, Ib }, 0 },
10214   },
10215
10216   /* VEX_LEN_0F3A18_P_2 */
10217   {
10218     { Bad_Opcode },
10219     { VEX_W_TABLE (VEX_W_0F3A18_P_2) },
10220   },
10221
10222   /* VEX_LEN_0F3A19_P_2 */
10223   {
10224     { Bad_Opcode },
10225     { VEX_W_TABLE (VEX_W_0F3A19_P_2) },
10226   },
10227
10228   /* VEX_LEN_0F3A20_P_2 */
10229   {
10230     { VEX_W_TABLE (VEX_W_0F3A20_P_2) },
10231   },
10232
10233   /* VEX_LEN_0F3A21_P_2 */
10234   {
10235     { VEX_W_TABLE (VEX_W_0F3A21_P_2) },
10236   },
10237
10238   /* VEX_LEN_0F3A22_P_2 */
10239   {
10240     { "vpinsrK",        { XM, Vex128, Edq, Ib }, 0 },
10241   },
10242
10243   /* VEX_LEN_0F3A30_P_2 */
10244   {
10245     { VEX_W_TABLE (VEX_W_0F3A30_P_2_LEN_0) },
10246   },
10247
10248   /* VEX_LEN_0F3A31_P_2 */
10249   {
10250     { VEX_W_TABLE (VEX_W_0F3A31_P_2_LEN_0) },
10251   },
10252
10253   /* VEX_LEN_0F3A32_P_2 */
10254   {
10255     { VEX_W_TABLE (VEX_W_0F3A32_P_2_LEN_0) },
10256   },
10257
10258   /* VEX_LEN_0F3A33_P_2 */
10259   {
10260     { VEX_W_TABLE (VEX_W_0F3A33_P_2_LEN_0) },
10261   },
10262
10263   /* VEX_LEN_0F3A38_P_2 */
10264   {
10265     { Bad_Opcode },
10266     { VEX_W_TABLE (VEX_W_0F3A38_P_2) },
10267   },
10268
10269   /* VEX_LEN_0F3A39_P_2 */
10270   {
10271     { Bad_Opcode },
10272     { VEX_W_TABLE (VEX_W_0F3A39_P_2) },
10273   },
10274
10275   /* VEX_LEN_0F3A41_P_2 */
10276   {
10277     { VEX_W_TABLE (VEX_W_0F3A41_P_2) },
10278   },
10279
10280   /* VEX_LEN_0F3A44_P_2 */
10281   {
10282     { VEX_W_TABLE (VEX_W_0F3A44_P_2) },
10283   },
10284
10285   /* VEX_LEN_0F3A46_P_2 */
10286   {
10287     { Bad_Opcode },
10288     { VEX_W_TABLE (VEX_W_0F3A46_P_2) },
10289   },
10290
10291   /* VEX_LEN_0F3A60_P_2 */
10292   {
10293     { VEX_W_TABLE (VEX_W_0F3A60_P_2) },
10294   },
10295
10296   /* VEX_LEN_0F3A61_P_2 */
10297   {
10298     { VEX_W_TABLE (VEX_W_0F3A61_P_2) },
10299   },
10300
10301   /* VEX_LEN_0F3A62_P_2 */
10302   {
10303     { VEX_W_TABLE (VEX_W_0F3A62_P_2) },
10304   },
10305
10306   /* VEX_LEN_0F3A63_P_2 */
10307   {
10308     { VEX_W_TABLE (VEX_W_0F3A63_P_2) },
10309   },
10310
10311   /* VEX_LEN_0F3A6A_P_2 */
10312   {
10313     { "vfmaddss",       { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 },
10314   },
10315
10316   /* VEX_LEN_0F3A6B_P_2 */
10317   {
10318     { "vfmaddsd",       { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 },
10319   },
10320
10321   /* VEX_LEN_0F3A6E_P_2 */
10322   {
10323     { "vfmsubss",       { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 },
10324   },
10325
10326   /* VEX_LEN_0F3A6F_P_2 */
10327   {
10328     { "vfmsubsd",       { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 },
10329   },
10330
10331   /* VEX_LEN_0F3A7A_P_2 */
10332   {
10333     { "vfnmaddss",      { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 },
10334   },
10335
10336   /* VEX_LEN_0F3A7B_P_2 */
10337   {
10338     { "vfnmaddsd",      { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 },
10339   },
10340
10341   /* VEX_LEN_0F3A7E_P_2 */
10342   {
10343     { "vfnmsubss",      { XMVexW, Vex128, EXdVexW, EXdVexW, VexI4 }, 0 },
10344   },
10345
10346   /* VEX_LEN_0F3A7F_P_2 */
10347   {
10348     { "vfnmsubsd",      { XMVexW, Vex128, EXqVexW, EXqVexW, VexI4 }, 0 },
10349   },
10350
10351   /* VEX_LEN_0F3ADF_P_2 */
10352   {
10353     { VEX_W_TABLE (VEX_W_0F3ADF_P_2) },
10354   },
10355
10356   /* VEX_LEN_0F3AF0_P_3 */
10357   {
10358     { "rorxS",          { Gdq, Edq, Ib }, 0 },
10359   },
10360
10361   /* VEX_LEN_0FXOP_08_CC */
10362   {
10363      { "vpcomb",        { XM, Vex128, EXx, Ib }, 0 },
10364   },
10365
10366   /* VEX_LEN_0FXOP_08_CD */
10367   {
10368      { "vpcomw",        { XM, Vex128, EXx, Ib }, 0 },
10369   },
10370
10371   /* VEX_LEN_0FXOP_08_CE */
10372   {
10373      { "vpcomd",        { XM, Vex128, EXx, Ib }, 0 },
10374   },
10375
10376   /* VEX_LEN_0FXOP_08_CF */
10377   {
10378      { "vpcomq",        { XM, Vex128, EXx, Ib }, 0 },
10379   },
10380
10381   /* VEX_LEN_0FXOP_08_EC */
10382   {
10383      { "vpcomub",       { XM, Vex128, EXx, Ib }, 0 },
10384   },
10385
10386   /* VEX_LEN_0FXOP_08_ED */
10387   {
10388      { "vpcomuw",       { XM, Vex128, EXx, Ib }, 0 },
10389   },
10390
10391   /* VEX_LEN_0FXOP_08_EE */
10392   {
10393      { "vpcomud",       { XM, Vex128, EXx, Ib }, 0 },
10394   },
10395
10396   /* VEX_LEN_0FXOP_08_EF */
10397   {
10398      { "vpcomuq",       { XM, Vex128, EXx, Ib }, 0 },
10399   },
10400
10401   /* VEX_LEN_0FXOP_09_80 */
10402   {
10403     { "vfrczps",        { XM, EXxmm }, 0 },
10404     { "vfrczps",        { XM, EXymmq }, 0 },
10405   },
10406
10407   /* VEX_LEN_0FXOP_09_81 */
10408   {
10409     { "vfrczpd",        { XM, EXxmm }, 0 },
10410     { "vfrczpd",        { XM, EXymmq }, 0 },
10411   },
10412 };
10413
10414 static const struct dis386 vex_w_table[][2] = {
10415   {
10416     /* VEX_W_0F10_P_0 */
10417     { "vmovups",        { XM, EXx }, 0 },
10418   },
10419   {
10420     /* VEX_W_0F10_P_1 */
10421     { "vmovss",         { XMVexScalar, VexScalar, EXdScalar }, 0 },
10422   },
10423   {
10424     /* VEX_W_0F10_P_2 */
10425     { "vmovupd",        { XM, EXx }, 0 },
10426   },
10427   {
10428     /* VEX_W_0F10_P_3 */
10429     { "vmovsd",         { XMVexScalar, VexScalar, EXqScalar }, 0 },
10430   },
10431   {
10432     /* VEX_W_0F11_P_0 */
10433     { "vmovups",        { EXxS, XM }, 0 },
10434   },
10435   {
10436     /* VEX_W_0F11_P_1 */
10437     { "vmovss",         { EXdVexScalarS, VexScalar, XMScalar }, 0 },
10438   },
10439   {
10440     /* VEX_W_0F11_P_2 */
10441     { "vmovupd",        { EXxS, XM }, 0 },
10442   },
10443   {
10444     /* VEX_W_0F11_P_3 */
10445     { "vmovsd",         { EXqVexScalarS, VexScalar, XMScalar }, 0 },
10446   },
10447   {
10448     /* VEX_W_0F12_P_0_M_0 */
10449     { "vmovlps",        { XM, Vex128, EXq }, 0 },
10450   },
10451   {
10452     /* VEX_W_0F12_P_0_M_1 */
10453     { "vmovhlps",       { XM, Vex128, EXq }, 0 },
10454   },
10455   {
10456     /* VEX_W_0F12_P_1 */
10457     { "vmovsldup",      { XM, EXx }, 0 },
10458   },
10459   {
10460     /* VEX_W_0F12_P_2 */
10461     { "vmovlpd",        { XM, Vex128, EXq }, 0 },
10462   },
10463   {
10464     /* VEX_W_0F12_P_3 */
10465     { "vmovddup",       { XM, EXymmq }, 0 },
10466   },
10467   {
10468     /* VEX_W_0F13_M_0 */
10469     { "vmovlpX",        { EXq, XM }, 0 },
10470   },
10471   {
10472     /* VEX_W_0F14 */
10473     { "vunpcklpX",      { XM, Vex, EXx }, 0 },
10474   },
10475   {
10476     /* VEX_W_0F15 */
10477     { "vunpckhpX",      { XM, Vex, EXx }, 0 },
10478   },
10479   {
10480     /* VEX_W_0F16_P_0_M_0 */
10481     { "vmovhps",        { XM, Vex128, EXq }, 0 },
10482   },
10483   {
10484     /* VEX_W_0F16_P_0_M_1 */
10485     { "vmovlhps",       { XM, Vex128, EXq }, 0 },
10486   },
10487   {
10488     /* VEX_W_0F16_P_1 */
10489     { "vmovshdup",      { XM, EXx }, 0 },
10490   },
10491   {
10492     /* VEX_W_0F16_P_2 */
10493     { "vmovhpd",        { XM, Vex128, EXq }, 0 },
10494   },
10495   {
10496     /* VEX_W_0F17_M_0 */
10497     { "vmovhpX",        { EXq, XM }, 0 },
10498   },
10499   {
10500     /* VEX_W_0F28 */
10501     { "vmovapX",        { XM, EXx }, 0 },
10502   },
10503   {
10504     /* VEX_W_0F29 */
10505     { "vmovapX",        { EXxS, XM }, 0 },
10506   },
10507   {
10508     /* VEX_W_0F2B_M_0 */
10509     { "vmovntpX",       { Mx, XM }, 0 },
10510   },
10511   {
10512     /* VEX_W_0F2E_P_0 */
10513     { "vucomiss",       { XMScalar, EXdScalar }, 0 },
10514   },
10515   {
10516     /* VEX_W_0F2E_P_2 */
10517     { "vucomisd",       { XMScalar, EXqScalar }, 0 },
10518   },
10519   {
10520     /* VEX_W_0F2F_P_0 */
10521     { "vcomiss",        { XMScalar, EXdScalar }, 0 },
10522   },
10523   {
10524     /* VEX_W_0F2F_P_2 */
10525     { "vcomisd",        { XMScalar, EXqScalar }, 0 },
10526   },
10527   {
10528     /* VEX_W_0F41_P_0_LEN_1 */
10529     { MOD_TABLE (MOD_VEX_W_0_0F41_P_0_LEN_1) },
10530     { MOD_TABLE (MOD_VEX_W_1_0F41_P_0_LEN_1) },
10531   },
10532   {
10533     /* VEX_W_0F41_P_2_LEN_1 */
10534     { MOD_TABLE (MOD_VEX_W_0_0F41_P_2_LEN_1) },
10535     { MOD_TABLE (MOD_VEX_W_1_0F41_P_2_LEN_1) }
10536   },
10537   {
10538     /* VEX_W_0F42_P_0_LEN_1 */
10539     { MOD_TABLE (MOD_VEX_W_0_0F42_P_0_LEN_1) },
10540     { MOD_TABLE (MOD_VEX_W_1_0F42_P_0_LEN_1) },
10541   },
10542   {
10543     /* VEX_W_0F42_P_2_LEN_1 */
10544     { MOD_TABLE (MOD_VEX_W_0_0F42_P_2_LEN_1) },
10545     { MOD_TABLE (MOD_VEX_W_1_0F42_P_2_LEN_1) },
10546   },
10547   {
10548     /* VEX_W_0F44_P_0_LEN_0 */
10549     { MOD_TABLE (MOD_VEX_W_0_0F44_P_0_LEN_1) },
10550     { MOD_TABLE (MOD_VEX_W_1_0F44_P_0_LEN_1) },
10551   },
10552   {
10553     /* VEX_W_0F44_P_2_LEN_0 */
10554     { MOD_TABLE (MOD_VEX_W_0_0F44_P_2_LEN_1) },
10555     { MOD_TABLE (MOD_VEX_W_1_0F44_P_2_LEN_1) },
10556   },
10557   {
10558     /* VEX_W_0F45_P_0_LEN_1 */
10559     { MOD_TABLE (MOD_VEX_W_0_0F45_P_0_LEN_1) },
10560     { MOD_TABLE (MOD_VEX_W_1_0F45_P_0_LEN_1) },
10561   },
10562   {
10563     /* VEX_W_0F45_P_2_LEN_1 */
10564     { MOD_TABLE (MOD_VEX_W_0_0F45_P_2_LEN_1) },
10565     { MOD_TABLE (MOD_VEX_W_1_0F45_P_2_LEN_1) },
10566   },
10567   {
10568     /* VEX_W_0F46_P_0_LEN_1 */
10569     { MOD_TABLE (MOD_VEX_W_0_0F46_P_0_LEN_1) },
10570     { MOD_TABLE (MOD_VEX_W_1_0F46_P_0_LEN_1) },
10571   },
10572   {
10573     /* VEX_W_0F46_P_2_LEN_1 */
10574     { MOD_TABLE (MOD_VEX_W_0_0F46_P_2_LEN_1) },
10575     { MOD_TABLE (MOD_VEX_W_1_0F46_P_2_LEN_1) },
10576   },
10577   {
10578     /* VEX_W_0F47_P_0_LEN_1 */
10579     { MOD_TABLE (MOD_VEX_W_0_0F47_P_0_LEN_1) },
10580     { MOD_TABLE (MOD_VEX_W_1_0F47_P_0_LEN_1) },
10581   },
10582   {
10583     /* VEX_W_0F47_P_2_LEN_1 */
10584     { MOD_TABLE (MOD_VEX_W_0_0F47_P_2_LEN_1) },
10585     { MOD_TABLE (MOD_VEX_W_1_0F47_P_2_LEN_1) },
10586   },
10587   {
10588     /* VEX_W_0F4A_P_0_LEN_1 */
10589     { MOD_TABLE (MOD_VEX_W_0_0F4A_P_0_LEN_1) },
10590     { MOD_TABLE (MOD_VEX_W_1_0F4A_P_0_LEN_1) },
10591   },
10592   {
10593     /* VEX_W_0F4A_P_2_LEN_1 */
10594     { MOD_TABLE (MOD_VEX_W_0_0F4A_P_2_LEN_1) },
10595     { MOD_TABLE (MOD_VEX_W_1_0F4A_P_2_LEN_1) },
10596   },
10597   {
10598     /* VEX_W_0F4B_P_0_LEN_1 */
10599     { MOD_TABLE (MOD_VEX_W_0_0F4B_P_0_LEN_1) },
10600     { MOD_TABLE (MOD_VEX_W_1_0F4B_P_0_LEN_1) },
10601   },
10602   {
10603     /* VEX_W_0F4B_P_2_LEN_1 */
10604     { MOD_TABLE (MOD_VEX_W_0_0F4B_P_2_LEN_1) },
10605   },
10606   {
10607     /* VEX_W_0F50_M_0 */
10608     { "vmovmskpX",      { Gdq, XS }, 0 },
10609   },
10610   {
10611     /* VEX_W_0F51_P_0 */
10612     { "vsqrtps",        { XM, EXx }, 0 },
10613   },
10614   {
10615     /* VEX_W_0F51_P_1 */
10616     { "vsqrtss",        { XMScalar, VexScalar, EXdScalar }, 0 },
10617   },
10618   {
10619     /* VEX_W_0F51_P_2  */
10620     { "vsqrtpd",        { XM, EXx }, 0 },
10621   },
10622   {
10623     /* VEX_W_0F51_P_3 */
10624     { "vsqrtsd",        { XMScalar, VexScalar, EXqScalar }, 0 },
10625   },
10626   {
10627     /* VEX_W_0F52_P_0 */
10628     { "vrsqrtps",       { XM, EXx }, 0 },
10629   },
10630   {
10631     /* VEX_W_0F52_P_1 */
10632     { "vrsqrtss",       { XMScalar, VexScalar, EXdScalar }, 0 },
10633   },
10634   {
10635     /* VEX_W_0F53_P_0  */
10636     { "vrcpps",         { XM, EXx }, 0 },
10637   },
10638   {
10639     /* VEX_W_0F53_P_1  */
10640     { "vrcpss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10641   },
10642   {
10643     /* VEX_W_0F58_P_0  */
10644     { "vaddps",         { XM, Vex, EXx }, 0 },
10645   },
10646   {
10647     /* VEX_W_0F58_P_1  */
10648     { "vaddss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10649   },
10650   {
10651     /* VEX_W_0F58_P_2  */
10652     { "vaddpd",         { XM, Vex, EXx }, 0 },
10653   },
10654   {
10655     /* VEX_W_0F58_P_3  */
10656     { "vaddsd",         { XMScalar, VexScalar, EXqScalar }, 0 },
10657   },
10658   {
10659     /* VEX_W_0F59_P_0  */
10660     { "vmulps",         { XM, Vex, EXx }, 0 },
10661   },
10662   {
10663     /* VEX_W_0F59_P_1  */
10664     { "vmulss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10665   },
10666   {
10667     /* VEX_W_0F59_P_2  */
10668     { "vmulpd",         { XM, Vex, EXx }, 0 },
10669   },
10670   {
10671     /* VEX_W_0F59_P_3  */
10672     { "vmulsd",         { XMScalar, VexScalar, EXqScalar }, 0 },
10673   },
10674   {
10675     /* VEX_W_0F5A_P_0  */
10676     { "vcvtps2pd",      { XM, EXxmmq }, 0 },
10677   },
10678   {
10679     /* VEX_W_0F5A_P_1  */
10680     { "vcvtss2sd",      { XMScalar, VexScalar, EXdScalar }, 0 },
10681   },
10682   {
10683     /* VEX_W_0F5A_P_3  */
10684     { "vcvtsd2ss",      { XMScalar, VexScalar, EXqScalar }, 0 },
10685   },
10686   {
10687     /* VEX_W_0F5B_P_0  */
10688     { "vcvtdq2ps",      { XM, EXx }, 0 },
10689   },
10690   {
10691     /* VEX_W_0F5B_P_1  */
10692     { "vcvttps2dq",     { XM, EXx }, 0 },
10693   },
10694   {
10695     /* VEX_W_0F5B_P_2  */
10696     { "vcvtps2dq",      { XM, EXx }, 0 },
10697   },
10698   {
10699     /* VEX_W_0F5C_P_0  */
10700     { "vsubps",         { XM, Vex, EXx }, 0 },
10701   },
10702   {
10703     /* VEX_W_0F5C_P_1  */
10704     { "vsubss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10705   },
10706   {
10707     /* VEX_W_0F5C_P_2  */
10708     { "vsubpd",         { XM, Vex, EXx }, 0 },
10709   },
10710   {
10711     /* VEX_W_0F5C_P_3  */
10712     { "vsubsd",         { XMScalar, VexScalar, EXqScalar }, 0 },
10713   },
10714   {
10715     /* VEX_W_0F5D_P_0  */
10716     { "vminps",         { XM, Vex, EXx }, 0 },
10717   },
10718   {
10719     /* VEX_W_0F5D_P_1  */
10720     { "vminss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10721   },
10722   {
10723     /* VEX_W_0F5D_P_2  */
10724     { "vminpd",         { XM, Vex, EXx }, 0 },
10725   },
10726   {
10727     /* VEX_W_0F5D_P_3  */
10728     { "vminsd",         { XMScalar, VexScalar, EXqScalar }, 0 },
10729   },
10730   {
10731     /* VEX_W_0F5E_P_0  */
10732     { "vdivps",         { XM, Vex, EXx }, 0 },
10733   },
10734   {
10735     /* VEX_W_0F5E_P_1  */
10736     { "vdivss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10737   },
10738   {
10739     /* VEX_W_0F5E_P_2  */
10740     { "vdivpd",         { XM, Vex, EXx }, 0 },
10741   },
10742   {
10743     /* VEX_W_0F5E_P_3  */
10744     { "vdivsd",         { XMScalar, VexScalar, EXqScalar }, 0 },
10745   },
10746   {
10747     /* VEX_W_0F5F_P_0  */
10748     { "vmaxps",         { XM, Vex, EXx }, 0 },
10749   },
10750   {
10751     /* VEX_W_0F5F_P_1  */
10752     { "vmaxss",         { XMScalar, VexScalar, EXdScalar }, 0 },
10753   },
10754   {
10755     /* VEX_W_0F5F_P_2  */
10756     { "vmaxpd",         { XM, Vex, EXx }, 0 },
10757   },
10758   {
10759     /* VEX_W_0F5F_P_3  */
10760     { "vmaxsd",         { XMScalar, VexScalar, EXqScalar }, 0 },
10761   },
10762   {
10763     /* VEX_W_0F60_P_2  */
10764     { "vpunpcklbw",     { XM, Vex, EXx }, 0 },
10765   },
10766   {
10767     /* VEX_W_0F61_P_2  */
10768     { "vpunpcklwd",     { XM, Vex, EXx }, 0 },
10769   },
10770   {
10771     /* VEX_W_0F62_P_2  */
10772     { "vpunpckldq",     { XM, Vex, EXx }, 0 },
10773   },
10774   {
10775     /* VEX_W_0F63_P_2  */
10776     { "vpacksswb",      { XM, Vex, EXx }, 0 },
10777   },
10778   {
10779     /* VEX_W_0F64_P_2  */
10780     { "vpcmpgtb",       { XM, Vex, EXx }, 0 },
10781   },
10782   {
10783     /* VEX_W_0F65_P_2  */
10784     { "vpcmpgtw",       { XM, Vex, EXx }, 0 },
10785   },
10786   {
10787     /* VEX_W_0F66_P_2  */
10788     { "vpcmpgtd",       { XM, Vex, EXx }, 0 },
10789   },
10790   {
10791     /* VEX_W_0F67_P_2  */
10792     { "vpackuswb",      { XM, Vex, EXx }, 0 },
10793   },
10794   {
10795     /* VEX_W_0F68_P_2  */
10796     { "vpunpckhbw",     { XM, Vex, EXx }, 0 },
10797   },
10798   {
10799     /* VEX_W_0F69_P_2  */
10800     { "vpunpckhwd",     { XM, Vex, EXx }, 0 },
10801   },
10802   {
10803     /* VEX_W_0F6A_P_2  */
10804     { "vpunpckhdq",     { XM, Vex, EXx }, 0 },
10805   },
10806   {
10807     /* VEX_W_0F6B_P_2  */
10808     { "vpackssdw",      { XM, Vex, EXx }, 0 },
10809   },
10810   {
10811     /* VEX_W_0F6C_P_2  */
10812     { "vpunpcklqdq",    { XM, Vex, EXx }, 0 },
10813   },
10814   {
10815     /* VEX_W_0F6D_P_2  */
10816     { "vpunpckhqdq",    { XM, Vex, EXx }, 0 },
10817   },
10818   {
10819     /* VEX_W_0F6F_P_1  */
10820     { "vmovdqu",        { XM, EXx }, 0 },
10821   },
10822   {
10823     /* VEX_W_0F6F_P_2  */
10824     { "vmovdqa",        { XM, EXx }, 0 },
10825   },
10826   {
10827     /* VEX_W_0F70_P_1 */
10828     { "vpshufhw",       { XM, EXx, Ib }, 0 },
10829   },
10830   {
10831     /* VEX_W_0F70_P_2 */
10832     { "vpshufd",        { XM, EXx, Ib }, 0 },
10833   },
10834   {
10835     /* VEX_W_0F70_P_3 */
10836     { "vpshuflw",       { XM, EXx, Ib }, 0 },
10837   },
10838   {
10839     /* VEX_W_0F71_R_2_P_2  */
10840     { "vpsrlw",         { Vex, XS, Ib }, 0 },
10841   },
10842   {
10843     /* VEX_W_0F71_R_4_P_2  */
10844     { "vpsraw",         { Vex, XS, Ib }, 0 },
10845   },
10846   {
10847     /* VEX_W_0F71_R_6_P_2  */
10848     { "vpsllw",         { Vex, XS, Ib }, 0 },
10849   },
10850   {
10851     /* VEX_W_0F72_R_2_P_2  */
10852     { "vpsrld",         { Vex, XS, Ib }, 0 },
10853   },
10854   {
10855     /* VEX_W_0F72_R_4_P_2  */
10856     { "vpsrad",         { Vex, XS, Ib }, 0 },
10857   },
10858   {
10859     /* VEX_W_0F72_R_6_P_2  */
10860     { "vpslld",         { Vex, XS, Ib }, 0 },
10861   },
10862   {
10863     /* VEX_W_0F73_R_2_P_2  */
10864     { "vpsrlq",         { Vex, XS, Ib }, 0 },
10865   },
10866   {
10867     /* VEX_W_0F73_R_3_P_2  */
10868     { "vpsrldq",        { Vex, XS, Ib }, 0 },
10869   },
10870   {
10871     /* VEX_W_0F73_R_6_P_2  */
10872     { "vpsllq",         { Vex, XS, Ib }, 0 },
10873   },
10874   {
10875     /* VEX_W_0F73_R_7_P_2  */
10876     { "vpslldq",        { Vex, XS, Ib }, 0 },
10877   },
10878   {
10879     /* VEX_W_0F74_P_2 */
10880     { "vpcmpeqb",       { XM, Vex, EXx }, 0 },
10881   },
10882   {
10883     /* VEX_W_0F75_P_2 */
10884     { "vpcmpeqw",       { XM, Vex, EXx }, 0 },
10885   },
10886   {
10887     /* VEX_W_0F76_P_2 */
10888     { "vpcmpeqd",       { XM, Vex, EXx }, 0 },
10889   },
10890   {
10891     /* VEX_W_0F77_P_0 */
10892     { "",               { VZERO }, 0 },
10893   },
10894   {
10895     /* VEX_W_0F7C_P_2 */
10896     { "vhaddpd",        { XM, Vex, EXx }, 0 },
10897   },
10898   {
10899     /* VEX_W_0F7C_P_3 */
10900     { "vhaddps",        { XM, Vex, EXx }, 0 },
10901   },
10902   {
10903     /* VEX_W_0F7D_P_2 */
10904     { "vhsubpd",        { XM, Vex, EXx }, 0 },
10905   },
10906   {
10907     /* VEX_W_0F7D_P_3 */
10908     { "vhsubps",        { XM, Vex, EXx }, 0 },
10909   },
10910   {
10911     /* VEX_W_0F7E_P_1 */
10912     { "vmovq",          { XMScalar, EXqScalar }, 0 },
10913   },
10914   {
10915     /* VEX_W_0F7F_P_1 */
10916     { "vmovdqu",        { EXxS, XM }, 0 },
10917   },
10918   {
10919     /* VEX_W_0F7F_P_2 */
10920     { "vmovdqa",        { EXxS, XM }, 0 },
10921   },
10922   {
10923     /* VEX_W_0F90_P_0_LEN_0 */
10924     { "kmovw",          { MaskG, MaskE }, 0 },
10925     { "kmovq",          { MaskG, MaskE }, 0 },
10926   },
10927   {
10928     /* VEX_W_0F90_P_2_LEN_0 */
10929     { "kmovb",          { MaskG, MaskBDE }, 0 },
10930     { "kmovd",          { MaskG, MaskBDE }, 0 },
10931   },
10932   {
10933     /* VEX_W_0F91_P_0_LEN_0 */
10934     { MOD_TABLE (MOD_VEX_W_0_0F91_P_0_LEN_0) },
10935     { MOD_TABLE (MOD_VEX_W_1_0F91_P_0_LEN_0) },
10936   },
10937   {
10938     /* VEX_W_0F91_P_2_LEN_0 */
10939     { MOD_TABLE (MOD_VEX_W_0_0F91_P_2_LEN_0) },
10940     { MOD_TABLE (MOD_VEX_W_1_0F91_P_2_LEN_0) },
10941   },
10942   {
10943     /* VEX_W_0F92_P_0_LEN_0 */
10944     { MOD_TABLE (MOD_VEX_W_0_0F92_P_0_LEN_0) },
10945   },
10946   {
10947     /* VEX_W_0F92_P_2_LEN_0 */
10948     { MOD_TABLE (MOD_VEX_W_0_0F92_P_2_LEN_0) },
10949   },
10950   {
10951     /* VEX_W_0F92_P_3_LEN_0 */
10952     { MOD_TABLE (MOD_VEX_W_0_0F92_P_3_LEN_0) },
10953     { MOD_TABLE (MOD_VEX_W_1_0F92_P_3_LEN_0) },
10954   },
10955   {
10956     /* VEX_W_0F93_P_0_LEN_0 */
10957     { MOD_TABLE (MOD_VEX_W_0_0F93_P_0_LEN_0) },
10958   },
10959   {
10960     /* VEX_W_0F93_P_2_LEN_0 */
10961     { MOD_TABLE (MOD_VEX_W_0_0F93_P_2_LEN_0) },
10962   },
10963   {
10964     /* VEX_W_0F93_P_3_LEN_0 */
10965     { MOD_TABLE (MOD_VEX_W_0_0F93_P_3_LEN_0) },
10966     { MOD_TABLE (MOD_VEX_W_1_0F93_P_3_LEN_0) },
10967   },
10968   {
10969     /* VEX_W_0F98_P_0_LEN_0 */
10970     { MOD_TABLE (MOD_VEX_W_0_0F98_P_0_LEN_0) },
10971     { MOD_TABLE (MOD_VEX_W_1_0F98_P_0_LEN_0) },
10972   },
10973   {
10974     /* VEX_W_0F98_P_2_LEN_0 */
10975     { MOD_TABLE (MOD_VEX_W_0_0F98_P_2_LEN_0) },
10976     { MOD_TABLE (MOD_VEX_W_1_0F98_P_2_LEN_0) },
10977   },
10978   {
10979     /* VEX_W_0F99_P_0_LEN_0 */
10980     { MOD_TABLE (MOD_VEX_W_0_0F99_P_0_LEN_0) },
10981     { MOD_TABLE (MOD_VEX_W_1_0F99_P_0_LEN_0) },
10982   },
10983   {
10984     /* VEX_W_0F99_P_2_LEN_0 */
10985     { MOD_TABLE (MOD_VEX_W_0_0F99_P_2_LEN_0) },
10986     { MOD_TABLE (MOD_VEX_W_1_0F99_P_2_LEN_0) },
10987   },
10988   {
10989     /* VEX_W_0FAE_R_2_M_0 */
10990     { "vldmxcsr",       { Md }, 0 },
10991   },
10992   {
10993     /* VEX_W_0FAE_R_3_M_0 */
10994     { "vstmxcsr",       { Md }, 0 },
10995   },
10996   {
10997     /* VEX_W_0FC2_P_0 */
10998     { "vcmpps",         { XM, Vex, EXx, VCMP }, 0 },
10999   },
11000   {
11001     /* VEX_W_0FC2_P_1 */
11002     { "vcmpss",         { XMScalar, VexScalar, EXdScalar, VCMP }, 0 },
11003   },
11004   {
11005     /* VEX_W_0FC2_P_2 */
11006     { "vcmppd",         { XM, Vex, EXx, VCMP }, 0 },
11007   },
11008   {
11009     /* VEX_W_0FC2_P_3 */
11010     { "vcmpsd",         { XMScalar, VexScalar, EXqScalar, VCMP }, 0 },
11011   },
11012   {
11013     /* VEX_W_0FC4_P_2 */
11014     { "vpinsrw",        { XM, Vex128, Edqw, Ib }, 0 },
11015   },
11016   {
11017     /* VEX_W_0FC5_P_2 */
11018     { "vpextrw",        { Gdq, XS, Ib }, 0 },
11019   },
11020   {
11021     /* VEX_W_0FD0_P_2 */
11022     { "vaddsubpd",      { XM, Vex, EXx }, 0 },
11023   },
11024   {
11025     /* VEX_W_0FD0_P_3 */
11026     { "vaddsubps",      { XM, Vex, EXx }, 0 },
11027   },
11028   {
11029     /* VEX_W_0FD1_P_2 */
11030     { "vpsrlw",         { XM, Vex, EXxmm }, 0 },
11031   },
11032   {
11033     /* VEX_W_0FD2_P_2 */
11034     { "vpsrld",         { XM, Vex, EXxmm }, 0 },
11035   },
11036   {
11037     /* VEX_W_0FD3_P_2 */
11038     { "vpsrlq",         { XM, Vex, EXxmm }, 0 },
11039   },
11040   {
11041     /* VEX_W_0FD4_P_2 */
11042     { "vpaddq",         { XM, Vex, EXx }, 0 },
11043   },
11044   {
11045     /* VEX_W_0FD5_P_2 */
11046     { "vpmullw",        { XM, Vex, EXx }, 0 },
11047   },
11048   {
11049     /* VEX_W_0FD6_P_2 */
11050     { "vmovq",          { EXqScalarS, XMScalar }, 0 },
11051   },
11052   {
11053     /* VEX_W_0FD7_P_2_M_1 */
11054     { "vpmovmskb",      { Gdq, XS }, 0 },
11055   },
11056   {
11057     /* VEX_W_0FD8_P_2 */
11058     { "vpsubusb",       { XM, Vex, EXx }, 0 },
11059   },
11060   {
11061     /* VEX_W_0FD9_P_2 */
11062     { "vpsubusw",       { XM, Vex, EXx }, 0 },
11063   },
11064   {
11065     /* VEX_W_0FDA_P_2 */
11066     { "vpminub",        { XM, Vex, EXx }, 0 },
11067   },
11068   {
11069     /* VEX_W_0FDB_P_2 */
11070     { "vpand",          { XM, Vex, EXx }, 0 },
11071   },
11072   {
11073     /* VEX_W_0FDC_P_2 */
11074     { "vpaddusb",       { XM, Vex, EXx }, 0 },
11075   },
11076   {
11077     /* VEX_W_0FDD_P_2 */
11078     { "vpaddusw",       { XM, Vex, EXx }, 0 },
11079   },
11080   {
11081     /* VEX_W_0FDE_P_2 */
11082     { "vpmaxub",        { XM, Vex, EXx }, 0 },
11083   },
11084   {
11085     /* VEX_W_0FDF_P_2 */
11086     { "vpandn",         { XM, Vex, EXx }, 0 },
11087   },
11088   {
11089     /* VEX_W_0FE0_P_2  */
11090     { "vpavgb",         { XM, Vex, EXx }, 0 },
11091   },
11092   {
11093     /* VEX_W_0FE1_P_2  */
11094     { "vpsraw",         { XM, Vex, EXxmm }, 0 },
11095   },
11096   {
11097     /* VEX_W_0FE2_P_2  */
11098     { "vpsrad",         { XM, Vex, EXxmm }, 0 },
11099   },
11100   {
11101     /* VEX_W_0FE3_P_2  */
11102     { "vpavgw",         { XM, Vex, EXx }, 0 },
11103   },
11104   {
11105     /* VEX_W_0FE4_P_2  */
11106     { "vpmulhuw",       { XM, Vex, EXx }, 0 },
11107   },
11108   {
11109     /* VEX_W_0FE5_P_2  */
11110     { "vpmulhw",        { XM, Vex, EXx }, 0 },
11111   },
11112   {
11113     /* VEX_W_0FE6_P_1  */
11114     { "vcvtdq2pd",      { XM, EXxmmq }, 0 },
11115   },
11116   {
11117     /* VEX_W_0FE6_P_2  */
11118     { "vcvttpd2dq%XY",  { XMM, EXx }, 0 },
11119   },
11120   {
11121     /* VEX_W_0FE6_P_3  */
11122     { "vcvtpd2dq%XY",   { XMM, EXx }, 0 },
11123   },
11124   {
11125     /* VEX_W_0FE7_P_2_M_0 */
11126     { "vmovntdq",       { Mx, XM }, 0 },
11127   },
11128   {
11129     /* VEX_W_0FE8_P_2  */
11130     { "vpsubsb",        { XM, Vex, EXx }, 0 },
11131   },
11132   {
11133     /* VEX_W_0FE9_P_2  */
11134     { "vpsubsw",        { XM, Vex, EXx }, 0 },
11135   },
11136   {
11137     /* VEX_W_0FEA_P_2  */
11138     { "vpminsw",        { XM, Vex, EXx }, 0 },
11139   },
11140   {
11141     /* VEX_W_0FEB_P_2  */
11142     { "vpor",           { XM, Vex, EXx }, 0 },
11143   },
11144   {
11145     /* VEX_W_0FEC_P_2  */
11146     { "vpaddsb",        { XM, Vex, EXx }, 0 },
11147   },
11148   {
11149     /* VEX_W_0FED_P_2  */
11150     { "vpaddsw",        { XM, Vex, EXx }, 0 },
11151   },
11152   {
11153     /* VEX_W_0FEE_P_2  */
11154     { "vpmaxsw",        { XM, Vex, EXx }, 0 },
11155   },
11156   {
11157     /* VEX_W_0FEF_P_2  */
11158     { "vpxor",          { XM, Vex, EXx }, 0 },
11159   },
11160   {
11161     /* VEX_W_0FF0_P_3_M_0 */
11162     { "vlddqu",         { XM, M }, 0 },
11163   },
11164   {
11165     /* VEX_W_0FF1_P_2 */
11166     { "vpsllw",         { XM, Vex, EXxmm }, 0 },
11167   },
11168   {
11169     /* VEX_W_0FF2_P_2 */
11170     { "vpslld",         { XM, Vex, EXxmm }, 0 },
11171   },
11172   {
11173     /* VEX_W_0FF3_P_2 */
11174     { "vpsllq",         { XM, Vex, EXxmm }, 0 },
11175   },
11176   {
11177     /* VEX_W_0FF4_P_2 */
11178     { "vpmuludq",       { XM, Vex, EXx }, 0 },
11179   },
11180   {
11181     /* VEX_W_0FF5_P_2 */
11182     { "vpmaddwd",       { XM, Vex, EXx }, 0 },
11183   },
11184   {
11185     /* VEX_W_0FF6_P_2 */
11186     { "vpsadbw",        { XM, Vex, EXx }, 0 },
11187   },
11188   {
11189     /* VEX_W_0FF7_P_2 */
11190     { "vmaskmovdqu",    { XM, XS }, 0 },
11191   },
11192   {
11193     /* VEX_W_0FF8_P_2 */
11194     { "vpsubb",         { XM, Vex, EXx }, 0 },
11195   },
11196   {
11197     /* VEX_W_0FF9_P_2 */
11198     { "vpsubw",         { XM, Vex, EXx }, 0 },
11199   },
11200   {
11201     /* VEX_W_0FFA_P_2 */
11202     { "vpsubd",         { XM, Vex, EXx }, 0 },
11203   },
11204   {
11205     /* VEX_W_0FFB_P_2 */
11206     { "vpsubq",         { XM, Vex, EXx }, 0 },
11207   },
11208   {
11209     /* VEX_W_0FFC_P_2 */
11210     { "vpaddb",         { XM, Vex, EXx }, 0 },
11211   },
11212   {
11213     /* VEX_W_0FFD_P_2 */
11214     { "vpaddw",         { XM, Vex, EXx }, 0 },
11215   },
11216   {
11217     /* VEX_W_0FFE_P_2 */
11218     { "vpaddd",         { XM, Vex, EXx }, 0 },
11219   },
11220   {
11221     /* VEX_W_0F3800_P_2  */
11222     { "vpshufb",        { XM, Vex, EXx }, 0 },
11223   },
11224   {
11225     /* VEX_W_0F3801_P_2  */
11226     { "vphaddw",        { XM, Vex, EXx }, 0 },
11227   },
11228   {
11229     /* VEX_W_0F3802_P_2  */
11230     { "vphaddd",        { XM, Vex, EXx }, 0 },
11231   },
11232   {
11233     /* VEX_W_0F3803_P_2  */
11234     { "vphaddsw",       { XM, Vex, EXx }, 0 },
11235   },
11236   {
11237     /* VEX_W_0F3804_P_2  */
11238     { "vpmaddubsw",     { XM, Vex, EXx }, 0 },
11239   },
11240   {
11241     /* VEX_W_0F3805_P_2  */
11242     { "vphsubw",        { XM, Vex, EXx }, 0 },
11243   },
11244   {
11245     /* VEX_W_0F3806_P_2  */
11246     { "vphsubd",        { XM, Vex, EXx }, 0 },
11247   },
11248   {
11249     /* VEX_W_0F3807_P_2  */
11250     { "vphsubsw",       { XM, Vex, EXx }, 0 },
11251   },
11252   {
11253     /* VEX_W_0F3808_P_2  */
11254     { "vpsignb",        { XM, Vex, EXx }, 0 },
11255   },
11256   {
11257     /* VEX_W_0F3809_P_2  */
11258     { "vpsignw",        { XM, Vex, EXx }, 0 },
11259   },
11260   {
11261     /* VEX_W_0F380A_P_2  */
11262     { "vpsignd",        { XM, Vex, EXx }, 0 },
11263   },
11264   {
11265     /* VEX_W_0F380B_P_2  */
11266     { "vpmulhrsw",      { XM, Vex, EXx }, 0 },
11267   },
11268   {
11269     /* VEX_W_0F380C_P_2  */
11270     { "vpermilps",      { XM, Vex, EXx }, 0 },
11271   },
11272   {
11273     /* VEX_W_0F380D_P_2  */
11274     { "vpermilpd",      { XM, Vex, EXx }, 0 },
11275   },
11276   {
11277     /* VEX_W_0F380E_P_2  */
11278     { "vtestps",        { XM, EXx }, 0 },
11279   },
11280   {
11281     /* VEX_W_0F380F_P_2  */
11282     { "vtestpd",        { XM, EXx }, 0 },
11283   },
11284   {
11285     /* VEX_W_0F3816_P_2  */
11286     { "vpermps",        { XM, Vex, EXx }, 0 },
11287   },
11288   {
11289     /* VEX_W_0F3817_P_2 */
11290     { "vptest",         { XM, EXx }, 0 },
11291   },
11292   {
11293     /* VEX_W_0F3818_P_2 */
11294     { "vbroadcastss",   { XM, EXxmm_md }, 0 },
11295   },
11296   {
11297     /* VEX_W_0F3819_P_2 */
11298     { "vbroadcastsd",   { XM, EXxmm_mq }, 0 },
11299   },
11300   {
11301     /* VEX_W_0F381A_P_2_M_0 */
11302     { "vbroadcastf128", { XM, Mxmm }, 0 },
11303   },
11304   {
11305     /* VEX_W_0F381C_P_2 */
11306     { "vpabsb",         { XM, EXx }, 0 },
11307   },
11308   {
11309     /* VEX_W_0F381D_P_2 */
11310     { "vpabsw",         { XM, EXx }, 0 },
11311   },
11312   {
11313     /* VEX_W_0F381E_P_2 */
11314     { "vpabsd",         { XM, EXx }, 0 },
11315   },
11316   {
11317     /* VEX_W_0F3820_P_2 */
11318     { "vpmovsxbw",      { XM, EXxmmq }, 0 },
11319   },
11320   {
11321     /* VEX_W_0F3821_P_2 */
11322     { "vpmovsxbd",      { XM, EXxmmqd }, 0 },
11323   },
11324   {
11325     /* VEX_W_0F3822_P_2 */
11326     { "vpmovsxbq",      { XM, EXxmmdw }, 0 },
11327   },
11328   {
11329     /* VEX_W_0F3823_P_2 */
11330     { "vpmovsxwd",      { XM, EXxmmq }, 0 },
11331   },
11332   {
11333     /* VEX_W_0F3824_P_2 */
11334     { "vpmovsxwq",      { XM, EXxmmqd }, 0 },
11335   },
11336   {
11337     /* VEX_W_0F3825_P_2 */
11338     { "vpmovsxdq",      { XM, EXxmmq }, 0 },
11339   },
11340   {
11341     /* VEX_W_0F3828_P_2 */
11342     { "vpmuldq",        { XM, Vex, EXx }, 0 },
11343   },
11344   {
11345     /* VEX_W_0F3829_P_2 */
11346     { "vpcmpeqq",       { XM, Vex, EXx }, 0 },
11347   },
11348   {
11349     /* VEX_W_0F382A_P_2_M_0 */
11350     { "vmovntdqa",      { XM, Mx }, 0 },
11351   },
11352   {
11353     /* VEX_W_0F382B_P_2 */
11354     { "vpackusdw",      { XM, Vex, EXx }, 0 },
11355   },
11356   {
11357     /* VEX_W_0F382C_P_2_M_0 */
11358     { "vmaskmovps",     { XM, Vex, Mx }, 0 },
11359   },
11360   {
11361     /* VEX_W_0F382D_P_2_M_0 */
11362     { "vmaskmovpd",     { XM, Vex, Mx }, 0 },
11363   },
11364   {
11365     /* VEX_W_0F382E_P_2_M_0 */
11366     { "vmaskmovps",     { Mx, Vex, XM }, 0 },
11367   },
11368   {
11369     /* VEX_W_0F382F_P_2_M_0 */
11370     { "vmaskmovpd",     { Mx, Vex, XM }, 0 },
11371   },
11372   {
11373     /* VEX_W_0F3830_P_2 */
11374     { "vpmovzxbw",      { XM, EXxmmq }, 0 },
11375   },
11376   {
11377     /* VEX_W_0F3831_P_2 */
11378     { "vpmovzxbd",      { XM, EXxmmqd }, 0 },
11379   },
11380   {
11381     /* VEX_W_0F3832_P_2 */
11382     { "vpmovzxbq",      { XM, EXxmmdw }, 0 },
11383   },
11384   {
11385     /* VEX_W_0F3833_P_2 */
11386     { "vpmovzxwd",      { XM, EXxmmq }, 0 },
11387   },
11388   {
11389     /* VEX_W_0F3834_P_2 */
11390     { "vpmovzxwq",      { XM, EXxmmqd }, 0 },
11391   },
11392   {
11393     /* VEX_W_0F3835_P_2 */
11394     { "vpmovzxdq",      { XM, EXxmmq }, 0 },
11395   },
11396   {
11397     /* VEX_W_0F3836_P_2  */
11398     { "vpermd",         { XM, Vex, EXx }, 0 },
11399   },
11400   {
11401     /* VEX_W_0F3837_P_2 */
11402     { "vpcmpgtq",       { XM, Vex, EXx }, 0 },
11403   },
11404   {
11405     /* VEX_W_0F3838_P_2 */
11406     { "vpminsb",        { XM, Vex, EXx }, 0 },
11407   },
11408   {
11409     /* VEX_W_0F3839_P_2 */
11410     { "vpminsd",        { XM, Vex, EXx }, 0 },
11411   },
11412   {
11413     /* VEX_W_0F383A_P_2 */
11414     { "vpminuw",        { XM, Vex, EXx }, 0 },
11415   },
11416   {
11417     /* VEX_W_0F383B_P_2 */
11418     { "vpminud",        { XM, Vex, EXx }, 0 },
11419   },
11420   {
11421     /* VEX_W_0F383C_P_2 */
11422     { "vpmaxsb",        { XM, Vex, EXx }, 0 },
11423   },
11424   {
11425     /* VEX_W_0F383D_P_2 */
11426     { "vpmaxsd",        { XM, Vex, EXx }, 0 },
11427   },
11428   {
11429     /* VEX_W_0F383E_P_2 */
11430     { "vpmaxuw",        { XM, Vex, EXx }, 0 },
11431   },
11432   {
11433     /* VEX_W_0F383F_P_2 */
11434     { "vpmaxud",        { XM, Vex, EXx }, 0 },
11435   },
11436   {
11437     /* VEX_W_0F3840_P_2 */
11438     { "vpmulld",        { XM, Vex, EXx }, 0 },
11439   },
11440   {
11441     /* VEX_W_0F3841_P_2 */
11442     { "vphminposuw",    { XM, EXx }, 0 },
11443   },
11444   {
11445     /* VEX_W_0F3846_P_2 */
11446     { "vpsravd",        { XM, Vex, EXx }, 0 },
11447   },
11448   {
11449     /* VEX_W_0F3858_P_2 */
11450     { "vpbroadcastd", { XM, EXxmm_md }, 0 },
11451   },
11452   {
11453     /* VEX_W_0F3859_P_2 */
11454     { "vpbroadcastq",   { XM, EXxmm_mq }, 0 },
11455   },
11456   {
11457     /* VEX_W_0F385A_P_2_M_0 */
11458     { "vbroadcasti128", { XM, Mxmm }, 0 },
11459   },
11460   {
11461     /* VEX_W_0F3878_P_2 */
11462     { "vpbroadcastb",   { XM, EXxmm_mb }, 0 },
11463   },
11464   {
11465     /* VEX_W_0F3879_P_2 */
11466     { "vpbroadcastw",   { XM, EXxmm_mw }, 0 },
11467   },
11468   {
11469     /* VEX_W_0F38DB_P_2 */
11470     { "vaesimc",        { XM, EXx }, 0 },
11471   },
11472   {
11473     /* VEX_W_0F38DC_P_2 */
11474     { "vaesenc",        { XM, Vex128, EXx }, 0 },
11475   },
11476   {
11477     /* VEX_W_0F38DD_P_2 */
11478     { "vaesenclast",    { XM, Vex128, EXx }, 0 },
11479   },
11480   {
11481     /* VEX_W_0F38DE_P_2 */
11482     { "vaesdec",        { XM, Vex128, EXx }, 0 },
11483   },
11484   {
11485     /* VEX_W_0F38DF_P_2 */
11486     { "vaesdeclast",    { XM, Vex128, EXx }, 0 },
11487   },
11488   {
11489     /* VEX_W_0F3A00_P_2 */
11490     { Bad_Opcode },
11491     { "vpermq",         { XM, EXx, Ib }, 0 },
11492   },
11493   {
11494     /* VEX_W_0F3A01_P_2 */
11495     { Bad_Opcode },
11496     { "vpermpd",        { XM, EXx, Ib }, 0 },
11497   },
11498   {
11499     /* VEX_W_0F3A02_P_2 */
11500     { "vpblendd",       { XM, Vex, EXx, Ib }, 0 },
11501   },
11502   {
11503     /* VEX_W_0F3A04_P_2 */
11504     { "vpermilps",      { XM, EXx, Ib }, 0 },
11505   },
11506   {
11507     /* VEX_W_0F3A05_P_2 */
11508     { "vpermilpd",      { XM, EXx, Ib }, 0 },
11509   },
11510   {
11511     /* VEX_W_0F3A06_P_2 */
11512     { "vperm2f128",     { XM, Vex256, EXx, Ib }, 0 },
11513   },
11514   {
11515     /* VEX_W_0F3A08_P_2 */
11516     { "vroundps",       { XM, EXx, Ib }, 0 },
11517   },
11518   {
11519     /* VEX_W_0F3A09_P_2 */
11520     { "vroundpd",       { XM, EXx, Ib }, 0 },
11521   },
11522   {
11523     /* VEX_W_0F3A0A_P_2 */
11524     { "vroundss",       { XMScalar, VexScalar, EXdScalar, Ib }, 0 },
11525   },
11526   {
11527     /* VEX_W_0F3A0B_P_2 */
11528     { "vroundsd",       { XMScalar, VexScalar, EXqScalar, Ib }, 0 },
11529   },
11530   {
11531     /* VEX_W_0F3A0C_P_2 */
11532     { "vblendps",       { XM, Vex, EXx, Ib }, 0 },
11533   },
11534   {
11535     /* VEX_W_0F3A0D_P_2 */
11536     { "vblendpd",       { XM, Vex, EXx, Ib }, 0 },
11537   },
11538   {
11539     /* VEX_W_0F3A0E_P_2 */
11540     { "vpblendw",       { XM, Vex, EXx, Ib }, 0 },
11541   },
11542   {
11543     /* VEX_W_0F3A0F_P_2 */
11544     { "vpalignr",       { XM, Vex, EXx, Ib }, 0 },
11545   },
11546   {
11547     /* VEX_W_0F3A14_P_2 */
11548     { "vpextrb",        { Edqb, XM, Ib }, 0 },
11549   },
11550   {
11551     /* VEX_W_0F3A15_P_2 */
11552     { "vpextrw",        { Edqw, XM, Ib }, 0 },
11553   },
11554   {
11555     /* VEX_W_0F3A18_P_2 */
11556     { "vinsertf128",    { XM, Vex256, EXxmm, Ib }, 0 },
11557   },
11558   {
11559     /* VEX_W_0F3A19_P_2 */
11560     { "vextractf128",   { EXxmm, XM, Ib }, 0 },
11561   },
11562   {
11563     /* VEX_W_0F3A20_P_2 */
11564     { "vpinsrb",        { XM, Vex128, Edqb, Ib }, 0 },
11565   },
11566   {
11567     /* VEX_W_0F3A21_P_2 */
11568     { "vinsertps",      { XM, Vex128, EXd, Ib }, 0 },
11569   },
11570   {
11571     /* VEX_W_0F3A30_P_2_LEN_0 */
11572     { MOD_TABLE (MOD_VEX_W_0_0F3A30_P_2_LEN_0) },
11573     { MOD_TABLE (MOD_VEX_W_1_0F3A30_P_2_LEN_0) },
11574   },
11575   {
11576     /* VEX_W_0F3A31_P_2_LEN_0 */
11577     { MOD_TABLE (MOD_VEX_W_0_0F3A31_P_2_LEN_0) },
11578     { MOD_TABLE (MOD_VEX_W_1_0F3A31_P_2_LEN_0) },
11579   },
11580   {
11581     /* VEX_W_0F3A32_P_2_LEN_0 */
11582     { MOD_TABLE (MOD_VEX_W_0_0F3A32_P_2_LEN_0) },
11583     { MOD_TABLE (MOD_VEX_W_1_0F3A32_P_2_LEN_0) },
11584   },
11585   {
11586     /* VEX_W_0F3A33_P_2_LEN_0 */
11587     { MOD_TABLE (MOD_VEX_W_0_0F3A33_P_2_LEN_0) },
11588     { MOD_TABLE (MOD_VEX_W_1_0F3A33_P_2_LEN_0) },
11589   },
11590   {
11591     /* VEX_W_0F3A38_P_2 */
11592     { "vinserti128",    { XM, Vex256, EXxmm, Ib }, 0 },
11593   },
11594   {
11595     /* VEX_W_0F3A39_P_2 */
11596     { "vextracti128",   { EXxmm, XM, Ib }, 0 },
11597   },
11598   {
11599     /* VEX_W_0F3A40_P_2 */
11600     { "vdpps",          { XM, Vex, EXx, Ib }, 0 },
11601   },
11602   {
11603     /* VEX_W_0F3A41_P_2 */
11604     { "vdppd",          { XM, Vex128, EXx, Ib }, 0 },
11605   },
11606   {
11607     /* VEX_W_0F3A42_P_2 */
11608     { "vmpsadbw",       { XM, Vex, EXx, Ib }, 0 },
11609   },
11610   {
11611     /* VEX_W_0F3A44_P_2 */
11612     { "vpclmulqdq",     { XM, Vex128, EXx, PCLMUL }, 0 },
11613   },
11614   {
11615     /* VEX_W_0F3A46_P_2 */
11616     { "vperm2i128",     { XM, Vex256, EXx, Ib }, 0 },
11617   },
11618   {
11619     /* VEX_W_0F3A48_P_2 */
11620     { "vpermil2ps",     { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 },
11621     { "vpermil2ps",     { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 },
11622   },
11623   {
11624     /* VEX_W_0F3A49_P_2 */
11625     { "vpermil2pd",     { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 },
11626     { "vpermil2pd",     { XMVexW, Vex, EXVexImmW, EXVexImmW, EXVexImmW }, 0 },
11627   },
11628   {
11629     /* VEX_W_0F3A4A_P_2 */
11630     { "vblendvps",      { XM, Vex, EXx, XMVexI4 }, 0 },
11631   },
11632   {
11633     /* VEX_W_0F3A4B_P_2 */
11634     { "vblendvpd",      { XM, Vex, EXx, XMVexI4 }, 0 },
11635   },
11636   {
11637     /* VEX_W_0F3A4C_P_2 */
11638     { "vpblendvb",      { XM, Vex, EXx, XMVexI4 }, 0 },
11639   },
11640   {
11641     /* VEX_W_0F3A60_P_2 */
11642     { "vpcmpestrm",     { XM, EXx, Ib }, 0 },
11643   },
11644   {
11645     /* VEX_W_0F3A61_P_2 */
11646     { "vpcmpestri",     { XM, EXx, Ib }, 0 },
11647   },
11648   {
11649     /* VEX_W_0F3A62_P_2 */
11650     { "vpcmpistrm",     { XM, EXx, Ib }, 0 },
11651   },
11652   {
11653     /* VEX_W_0F3A63_P_2 */
11654     { "vpcmpistri",     { XM, EXx, Ib }, 0 },
11655   },
11656   {
11657     /* VEX_W_0F3ADF_P_2 */
11658     { "vaeskeygenassist", { XM, EXx, Ib }, 0 },
11659   },
11660 #define NEED_VEX_W_TABLE
11661 #include "i386-dis-evex.h"
11662 #undef NEED_VEX_W_TABLE
11663 };
11664
11665 static const struct dis386 mod_table[][2] = {
11666   {
11667     /* MOD_8D */
11668     { "leaS",           { Gv, M }, 0 },
11669   },
11670   {
11671     /* MOD_C6_REG_7 */
11672     { Bad_Opcode },
11673     { RM_TABLE (RM_C6_REG_7) },
11674   },
11675   {
11676     /* MOD_C7_REG_7 */
11677     { Bad_Opcode },
11678     { RM_TABLE (RM_C7_REG_7) },
11679   },
11680   {
11681     /* MOD_FF_REG_3 */
11682     { "Jcall^", { indirEp }, 0 },
11683   },
11684   {
11685     /* MOD_FF_REG_5 */
11686     { "Jjmp^", { indirEp }, 0 },
11687   },
11688   {
11689     /* MOD_0F01_REG_0 */
11690     { X86_64_TABLE (X86_64_0F01_REG_0) },
11691     { RM_TABLE (RM_0F01_REG_0) },
11692   },
11693   {
11694     /* MOD_0F01_REG_1 */
11695     { X86_64_TABLE (X86_64_0F01_REG_1) },
11696     { RM_TABLE (RM_0F01_REG_1) },
11697   },
11698   {
11699     /* MOD_0F01_REG_2 */
11700     { X86_64_TABLE (X86_64_0F01_REG_2) },
11701     { RM_TABLE (RM_0F01_REG_2) },
11702   },
11703   {
11704     /* MOD_0F01_REG_3 */
11705     { X86_64_TABLE (X86_64_0F01_REG_3) },
11706     { RM_TABLE (RM_0F01_REG_3) },
11707   },
11708   {
11709     /* MOD_0F01_REG_5 */
11710     { Bad_Opcode },
11711     { RM_TABLE (RM_0F01_REG_5) },
11712   },
11713   {
11714     /* MOD_0F01_REG_7 */
11715     { "invlpg",         { Mb }, 0 },
11716     { RM_TABLE (RM_0F01_REG_7) },
11717   },
11718   {
11719     /* MOD_0F12_PREFIX_0 */
11720     { "movlps",         { XM, EXq }, PREFIX_OPCODE },
11721     { "movhlps",        { XM, EXq }, PREFIX_OPCODE },
11722   },
11723   {
11724     /* MOD_0F13 */
11725     { "movlpX",         { EXq, XM }, PREFIX_OPCODE },
11726   },
11727   {
11728     /* MOD_0F16_PREFIX_0 */
11729     { "movhps",         { XM, EXq }, 0 },
11730     { "movlhps",        { XM, EXq }, 0 },
11731   },
11732   {
11733     /* MOD_0F17 */
11734     { "movhpX",         { EXq, XM }, PREFIX_OPCODE },
11735   },
11736   {
11737     /* MOD_0F18_REG_0 */
11738     { "prefetchnta",    { Mb }, 0 },
11739   },
11740   {
11741     /* MOD_0F18_REG_1 */
11742     { "prefetcht0",     { Mb }, 0 },
11743   },
11744   {
11745     /* MOD_0F18_REG_2 */
11746     { "prefetcht1",     { Mb }, 0 },
11747   },
11748   {
11749     /* MOD_0F18_REG_3 */
11750     { "prefetcht2",     { Mb }, 0 },
11751   },
11752   {
11753     /* MOD_0F18_REG_4 */
11754     { "nop/reserved",   { Mb }, 0 },
11755   },
11756   {
11757     /* MOD_0F18_REG_5 */
11758     { "nop/reserved",   { Mb }, 0 },
11759   },
11760   {
11761     /* MOD_0F18_REG_6 */
11762     { "nop/reserved",   { Mb }, 0 },
11763   },
11764   {
11765     /* MOD_0F18_REG_7 */
11766     { "nop/reserved",   { Mb }, 0 },
11767   },
11768   {
11769     /* MOD_0F1A_PREFIX_0 */
11770     { "bndldx",         { Gbnd, Ev_bnd }, 0 },
11771     { "nopQ",           { Ev }, 0 },
11772   },
11773   {
11774     /* MOD_0F1B_PREFIX_0 */
11775     { "bndstx",         { Ev_bnd, Gbnd }, 0 },
11776     { "nopQ",           { Ev }, 0 },
11777   },
11778   {
11779     /* MOD_0F1B_PREFIX_1 */
11780     { "bndmk",          { Gbnd, Ev_bnd }, 0 },
11781     { "nopQ",           { Ev }, 0 },
11782   },
11783   {
11784     /* MOD_0F24 */
11785     { Bad_Opcode },
11786     { "movL",           { Rd, Td }, 0 },
11787   },
11788   {
11789     /* MOD_0F26 */
11790     { Bad_Opcode },
11791     { "movL",           { Td, Rd }, 0 },
11792   },
11793   {
11794     /* MOD_0F2B_PREFIX_0 */
11795     {"movntps",         { Mx, XM }, PREFIX_OPCODE },
11796   },
11797   {
11798     /* MOD_0F2B_PREFIX_1 */
11799     {"movntss",         { Md, XM }, PREFIX_OPCODE },
11800   },
11801   {
11802     /* MOD_0F2B_PREFIX_2 */
11803     {"movntpd",         { Mx, XM }, PREFIX_OPCODE },
11804   },
11805   {
11806     /* MOD_0F2B_PREFIX_3 */
11807     {"movntsd",         { Mq, XM }, PREFIX_OPCODE },
11808   },
11809   {
11810     /* MOD_0F51 */
11811     { Bad_Opcode },
11812     { "movmskpX",       { Gdq, XS }, PREFIX_OPCODE },
11813   },
11814   {
11815     /* MOD_0F71_REG_2 */
11816     { Bad_Opcode },
11817     { "psrlw",          { MS, Ib }, 0 },
11818   },
11819   {
11820     /* MOD_0F71_REG_4 */
11821     { Bad_Opcode },
11822     { "psraw",          { MS, Ib }, 0 },
11823   },
11824   {
11825     /* MOD_0F71_REG_6 */
11826     { Bad_Opcode },
11827     { "psllw",          { MS, Ib }, 0 },
11828   },
11829   {
11830     /* MOD_0F72_REG_2 */
11831     { Bad_Opcode },
11832     { "psrld",          { MS, Ib }, 0 },
11833   },
11834   {
11835     /* MOD_0F72_REG_4 */
11836     { Bad_Opcode },
11837     { "psrad",          { MS, Ib }, 0 },
11838   },
11839   {
11840     /* MOD_0F72_REG_6 */
11841     { Bad_Opcode },
11842     { "pslld",          { MS, Ib }, 0 },
11843   },
11844   {
11845     /* MOD_0F73_REG_2 */
11846     { Bad_Opcode },
11847     { "psrlq",          { MS, Ib }, 0 },
11848   },
11849   {
11850     /* MOD_0F73_REG_3 */
11851     { Bad_Opcode },
11852     { PREFIX_TABLE (PREFIX_0F73_REG_3) },
11853   },
11854   {
11855     /* MOD_0F73_REG_6 */
11856     { Bad_Opcode },
11857     { "psllq",          { MS, Ib }, 0 },
11858   },
11859   {
11860     /* MOD_0F73_REG_7 */
11861     { Bad_Opcode },
11862     { PREFIX_TABLE (PREFIX_0F73_REG_7) },
11863   },
11864   {
11865     /* MOD_0FAE_REG_0 */
11866     { "fxsave",         { FXSAVE }, 0 },
11867     { PREFIX_TABLE (PREFIX_0FAE_REG_0) },
11868   },
11869   {
11870     /* MOD_0FAE_REG_1 */
11871     { "fxrstor",        { FXSAVE }, 0 },
11872     { PREFIX_TABLE (PREFIX_0FAE_REG_1) },
11873   },
11874   {
11875     /* MOD_0FAE_REG_2 */
11876     { "ldmxcsr",        { Md }, 0 },
11877     { PREFIX_TABLE (PREFIX_0FAE_REG_2) },
11878   },
11879   {
11880     /* MOD_0FAE_REG_3 */
11881     { "stmxcsr",        { Md }, 0 },
11882     { PREFIX_TABLE (PREFIX_0FAE_REG_3) },
11883   },
11884   {
11885     /* MOD_0FAE_REG_4 */
11886     { PREFIX_TABLE (PREFIX_MOD_0_0FAE_REG_4) },
11887     { PREFIX_TABLE (PREFIX_MOD_3_0FAE_REG_4) },
11888   },
11889   {
11890     /* MOD_0FAE_REG_5 */
11891     { "xrstor",         { FXSAVE }, 0 },
11892     { RM_TABLE (RM_0FAE_REG_5) },
11893   },
11894   {
11895     /* MOD_0FAE_REG_6 */
11896     { PREFIX_TABLE (PREFIX_0FAE_REG_6) },
11897     { RM_TABLE (RM_0FAE_REG_6) },
11898   },
11899   {
11900     /* MOD_0FAE_REG_7 */
11901     { PREFIX_TABLE (PREFIX_0FAE_REG_7) },
11902     { RM_TABLE (RM_0FAE_REG_7) },
11903   },
11904   {
11905     /* MOD_0FB2 */
11906     { "lssS",           { Gv, Mp }, 0 },
11907   },
11908   {
11909     /* MOD_0FB4 */
11910     { "lfsS",           { Gv, Mp }, 0 },
11911   },
11912   {
11913     /* MOD_0FB5 */
11914     { "lgsS",           { Gv, Mp }, 0 },
11915   },
11916   {
11917     /* MOD_0FC3 */
11918     { PREFIX_TABLE (PREFIX_MOD_0_0FC3) },
11919   },
11920   {
11921     /* MOD_0FC7_REG_3 */
11922     { "xrstors",        { FXSAVE }, 0 },
11923   },
11924   {
11925     /* MOD_0FC7_REG_4 */
11926     { "xsavec",         { FXSAVE }, 0 },
11927   },
11928   {
11929     /* MOD_0FC7_REG_5 */
11930     { "xsaves",         { FXSAVE }, 0 },
11931   },
11932   {
11933     /* MOD_0FC7_REG_6 */
11934     { PREFIX_TABLE (PREFIX_MOD_0_0FC7_REG_6) },
11935     { PREFIX_TABLE (PREFIX_MOD_3_0FC7_REG_6) }
11936   },
11937   {
11938     /* MOD_0FC7_REG_7 */
11939     { "vmptrst",        { Mq }, 0 },
11940     { PREFIX_TABLE (PREFIX_MOD_3_0FC7_REG_7) }
11941   },
11942   {
11943     /* MOD_0FD7 */
11944     { Bad_Opcode },
11945     { "pmovmskb",       { Gdq, MS }, 0 },
11946   },
11947   {
11948     /* MOD_0FE7_PREFIX_2 */
11949     { "movntdq",        { Mx, XM }, 0 },
11950   },
11951   {
11952     /* MOD_0FF0_PREFIX_3 */
11953     { "lddqu",          { XM, M }, 0 },
11954   },
11955   {
11956     /* MOD_0F382A_PREFIX_2 */
11957     { "movntdqa",       { XM, Mx }, 0 },
11958   },
11959   {
11960     /* MOD_62_32BIT */
11961     { "bound{S|}",      { Gv, Ma }, 0 },
11962     { EVEX_TABLE (EVEX_0F) },
11963   },
11964   {
11965     /* MOD_C4_32BIT */
11966     { "lesS",           { Gv, Mp }, 0 },
11967     { VEX_C4_TABLE (VEX_0F) },
11968   },
11969   {
11970     /* MOD_C5_32BIT */
11971     { "ldsS",           { Gv, Mp }, 0 },
11972     { VEX_C5_TABLE (VEX_0F) },
11973   },
11974   {
11975     /* MOD_VEX_0F12_PREFIX_0 */
11976     { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_0) },
11977     { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_1) },
11978   },
11979   {
11980     /* MOD_VEX_0F13 */
11981     { VEX_LEN_TABLE (VEX_LEN_0F13_M_0) },
11982   },
11983   {
11984     /* MOD_VEX_0F16_PREFIX_0 */
11985     { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_0) },
11986     { VEX_LEN_TABLE (VEX_LEN_0F16_P_0_M_1) },
11987   },
11988   {
11989     /* MOD_VEX_0F17 */
11990     { VEX_LEN_TABLE (VEX_LEN_0F17_M_0) },
11991   },
11992   {
11993     /* MOD_VEX_0F2B */
11994     { VEX_W_TABLE (VEX_W_0F2B_M_0) },
11995   },
11996   {
11997     /* MOD_VEX_W_0_0F41_P_0_LEN_1 */
11998     { Bad_Opcode },
11999     { "kandw",          { MaskG, MaskVex, MaskR }, 0 },
12000   },
12001   {
12002     /* MOD_VEX_W_1_0F41_P_0_LEN_1 */
12003     { Bad_Opcode },
12004     { "kandq",          { MaskG, MaskVex, MaskR }, 0 },
12005   },
12006   {
12007     /* MOD_VEX_W_0_0F41_P_2_LEN_1 */
12008     { Bad_Opcode },
12009     { "kandb",          { MaskG, MaskVex, MaskR }, 0 },
12010   },
12011   {
12012     /* MOD_VEX_W_1_0F41_P_2_LEN_1 */
12013     { Bad_Opcode },
12014     { "kandd",          { MaskG, MaskVex, MaskR }, 0 },
12015   },
12016   {
12017     /* MOD_VEX_W_0_0F42_P_0_LEN_1 */
12018     { Bad_Opcode },
12019     { "kandnw",         { MaskG, MaskVex, MaskR }, 0 },
12020   },
12021   {
12022     /* MOD_VEX_W_1_0F42_P_0_LEN_1 */
12023     { Bad_Opcode },
12024     { "kandnq",         { MaskG, MaskVex, MaskR }, 0 },
12025   },
12026   {
12027     /* MOD_VEX_W_0_0F42_P_2_LEN_1 */
12028     { Bad_Opcode },
12029     { "kandnb",         { MaskG, MaskVex, MaskR }, 0 },
12030   },
12031   {
12032     /* MOD_VEX_W_1_0F42_P_2_LEN_1 */
12033     { Bad_Opcode },
12034     { "kandnd",         { MaskG, MaskVex, MaskR }, 0 },
12035   },
12036   {
12037     /* MOD_VEX_W_0_0F44_P_0_LEN_0 */
12038     { Bad_Opcode },
12039     { "knotw",          { MaskG, MaskR }, 0 },
12040   },
12041   {
12042     /* MOD_VEX_W_1_0F44_P_0_LEN_0 */
12043     { Bad_Opcode },
12044     { "knotq",          { MaskG, MaskR }, 0 },
12045   },
12046   {
12047     /* MOD_VEX_W_0_0F44_P_2_LEN_0 */
12048     { Bad_Opcode },
12049     { "knotb",          { MaskG, MaskR }, 0 },
12050   },
12051   {
12052     /* MOD_VEX_W_1_0F44_P_2_LEN_0 */
12053     { Bad_Opcode },
12054     { "knotd",          { MaskG, MaskR }, 0 },
12055   },
12056   {
12057     /* MOD_VEX_W_0_0F45_P_0_LEN_1 */
12058     { Bad_Opcode },
12059     { "korw",       { MaskG, MaskVex, MaskR }, 0 },
12060   },
12061   {
12062     /* MOD_VEX_W_1_0F45_P_0_LEN_1 */
12063     { Bad_Opcode },
12064     { "korq",       { MaskG, MaskVex, MaskR }, 0 },
12065   },
12066   {
12067     /* MOD_VEX_W_0_0F45_P_2_LEN_1 */
12068     { Bad_Opcode },
12069     { "korb",       { MaskG, MaskVex, MaskR }, 0 },
12070   },
12071   {
12072     /* MOD_VEX_W_1_0F45_P_2_LEN_1 */
12073     { Bad_Opcode },
12074     { "kord",       { MaskG, MaskVex, MaskR }, 0 },
12075   },
12076  {
12077     /* MOD_VEX_W_0_0F46_P_0_LEN_1 */
12078     { Bad_Opcode },
12079     { "kxnorw",     { MaskG, MaskVex, MaskR }, 0 },
12080   },
12081   {
12082     /* MOD_VEX_W_1_0F46_P_0_LEN_1 */
12083     { Bad_Opcode },
12084     { "kxnorq",     { MaskG, MaskVex, MaskR }, 0 },
12085   },
12086   {
12087     /* MOD_VEX_W_0_0F46_P_2_LEN_1 */
12088     { Bad_Opcode },
12089     { "kxnorb",     { MaskG, MaskVex, MaskR }, 0 },
12090   },
12091   {
12092     /* MOD_VEX_W_1_0F46_P_2_LEN_1 */
12093     { Bad_Opcode },
12094     { "kxnord",     { MaskG, MaskVex, MaskR }, 0 },
12095   },
12096   {
12097     /* MOD_VEX_W_0_0F47_P_0_LEN_1 */
12098     { Bad_Opcode },
12099     { "kxorw",      { MaskG, MaskVex, MaskR }, 0 },
12100   },
12101   {
12102     /* MOD_VEX_W_1_0F47_P_0_LEN_1 */
12103     { Bad_Opcode },
12104     { "kxorq",      { MaskG, MaskVex, MaskR }, 0 },
12105   },
12106   {
12107     /* MOD_VEX_W_0_0F47_P_2_LEN_1 */
12108     { Bad_Opcode },
12109     { "kxorb",      { MaskG, MaskVex, MaskR }, 0 },
12110   },
12111   {
12112     /* MOD_VEX_W_1_0F47_P_2_LEN_1 */
12113     { Bad_Opcode },
12114     { "kxord",      { MaskG, MaskVex, MaskR }, 0 },
12115   },
12116   {
12117     /* MOD_VEX_W_0_0F4A_P_0_LEN_1 */
12118     { Bad_Opcode },
12119     { "kaddw",          { MaskG, MaskVex, MaskR }, 0 },
12120   },
12121   {
12122     /* MOD_VEX_W_1_0F4A_P_0_LEN_1 */
12123     { Bad_Opcode },
12124     { "kaddq",          { MaskG, MaskVex, MaskR }, 0 },
12125   },
12126   {
12127     /* MOD_VEX_W_0_0F4A_P_2_LEN_1 */
12128     { Bad_Opcode },
12129     { "kaddb",          { MaskG, MaskVex, MaskR }, 0 },
12130   },
12131   {
12132     /* MOD_VEX_W_1_0F4A_P_2_LEN_1 */
12133     { Bad_Opcode },
12134     { "kaddd",          { MaskG, MaskVex, MaskR }, 0 },
12135   },
12136   {
12137     /* MOD_VEX_W_0_0F4B_P_0_LEN_1 */
12138     { Bad_Opcode },
12139     { "kunpckwd",   { MaskG, MaskVex, MaskR }, 0 },
12140   },
12141   {
12142     /* MOD_VEX_W_1_0F4B_P_0_LEN_1 */
12143     { Bad_Opcode },
12144     { "kunpckdq",   { MaskG, MaskVex, MaskR }, 0 },
12145   },
12146   {
12147     /* MOD_VEX_W_0_0F4B_P_2_LEN_1 */
12148     { Bad_Opcode },
12149     { "kunpckbw",   { MaskG, MaskVex, MaskR }, 0 },
12150   },
12151   {
12152     /* MOD_VEX_0F50 */
12153     { Bad_Opcode },
12154     { VEX_W_TABLE (VEX_W_0F50_M_0) },
12155   },
12156   {
12157     /* MOD_VEX_0F71_REG_2 */
12158     { Bad_Opcode },
12159     { PREFIX_TABLE (PREFIX_VEX_0F71_REG_2) },
12160   },
12161   {
12162     /* MOD_VEX_0F71_REG_4 */
12163     { Bad_Opcode },
12164     { PREFIX_TABLE (PREFIX_VEX_0F71_REG_4) },
12165   },
12166   {
12167     /* MOD_VEX_0F71_REG_6 */
12168     { Bad_Opcode },
12169     { PREFIX_TABLE (PREFIX_VEX_0F71_REG_6) },
12170   },
12171   {
12172     /* MOD_VEX_0F72_REG_2 */
12173     { Bad_Opcode },
12174     { PREFIX_TABLE (PREFIX_VEX_0F72_REG_2) },
12175   },
12176   {
12177     /* MOD_VEX_0F72_REG_4 */
12178     { Bad_Opcode },
12179     { PREFIX_TABLE (PREFIX_VEX_0F72_REG_4) },
12180   },
12181   {
12182     /* MOD_VEX_0F72_REG_6 */
12183     { Bad_Opcode },
12184     { PREFIX_TABLE (PREFIX_VEX_0F72_REG_6) },
12185   },
12186   {
12187     /* MOD_VEX_0F73_REG_2 */
12188     { Bad_Opcode },
12189     { PREFIX_TABLE (PREFIX_VEX_0F73_REG_2) },
12190   },
12191   {
12192     /* MOD_VEX_0F73_REG_3 */
12193     { Bad_Opcode },
12194     { PREFIX_TABLE (PREFIX_VEX_0F73_REG_3) },
12195   },
12196   {
12197     /* MOD_VEX_0F73_REG_6 */
12198     { Bad_Opcode },
12199     { PREFIX_TABLE (PREFIX_VEX_0F73_REG_6) },
12200   },
12201   {
12202     /* MOD_VEX_0F73_REG_7 */
12203     { Bad_Opcode },
12204     { PREFIX_TABLE (PREFIX_VEX_0F73_REG_7) },
12205   },
12206   {
12207     /* MOD_VEX_W_0_0F91_P_0_LEN_0 */
12208     { "kmovw",          { Ew, MaskG }, 0 },
12209     { Bad_Opcode },
12210   },
12211   {
12212     /* MOD_VEX_W_0_0F91_P_0_LEN_0 */
12213     { "kmovq",          { Eq, MaskG }, 0 },
12214     { Bad_Opcode },
12215   },
12216   {
12217     /* MOD_VEX_W_0_0F91_P_2_LEN_0 */
12218     { "kmovb",          { Eb, MaskG }, 0 },
12219     { Bad_Opcode },
12220   },
12221   {
12222     /* MOD_VEX_W_0_0F91_P_2_LEN_0 */
12223     { "kmovd",          { Ed, MaskG }, 0 },
12224     { Bad_Opcode },
12225   },
12226   {
12227     /* MOD_VEX_W_0_0F92_P_0_LEN_0 */
12228     { Bad_Opcode },
12229     { "kmovw",          { MaskG, Rdq }, 0 },
12230   },
12231   {
12232     /* MOD_VEX_W_0_0F92_P_2_LEN_0 */
12233     { Bad_Opcode },
12234     { "kmovb",          { MaskG, Rdq }, 0 },
12235   },
12236   {
12237     /* MOD_VEX_W_0_0F92_P_3_LEN_0 */
12238     { Bad_Opcode },
12239     { "kmovd",          { MaskG, Rdq }, 0 },
12240   },
12241   {
12242     /* MOD_VEX_W_1_0F92_P_3_LEN_0 */
12243     { Bad_Opcode },
12244     { "kmovq",          { MaskG, Rdq }, 0 },
12245   },
12246   {
12247     /* MOD_VEX_W_0_0F93_P_0_LEN_0 */
12248     { Bad_Opcode },
12249     { "kmovw",          { Gdq, MaskR }, 0 },
12250   },
12251   {
12252     /* MOD_VEX_W_0_0F93_P_2_LEN_0 */
12253     { Bad_Opcode },
12254     { "kmovb",          { Gdq, MaskR }, 0 },
12255   },
12256   {
12257     /* MOD_VEX_W_0_0F93_P_3_LEN_0 */
12258     { Bad_Opcode },
12259     { "kmovd",          { Gdq, MaskR }, 0 },
12260   },
12261   {
12262     /* MOD_VEX_W_1_0F93_P_3_LEN_0 */
12263     { Bad_Opcode },
12264     { "kmovq",          { Gdq, MaskR }, 0 },
12265   },
12266   {
12267     /* MOD_VEX_W_0_0F98_P_0_LEN_0 */
12268     { Bad_Opcode },
12269     { "kortestw", { MaskG, MaskR }, 0 },
12270   },
12271   {
12272     /* MOD_VEX_W_1_0F98_P_0_LEN_0 */
12273     { Bad_Opcode },
12274     { "kortestq", { MaskG, MaskR }, 0 },
12275   },
12276   {
12277     /* MOD_VEX_W_0_0F98_P_2_LEN_0 */
12278     { Bad_Opcode },
12279     { "kortestb", { MaskG, MaskR }, 0 },
12280   },
12281   {
12282     /* MOD_VEX_W_1_0F98_P_2_LEN_0 */
12283     { Bad_Opcode },
12284     { "kortestd", { MaskG, MaskR }, 0 },
12285   },
12286   {
12287     /* MOD_VEX_W_0_0F99_P_0_LEN_0 */
12288     { Bad_Opcode },
12289     { "ktestw", { MaskG, MaskR }, 0 },
12290   },
12291   {
12292     /* MOD_VEX_W_1_0F99_P_0_LEN_0 */
12293     { Bad_Opcode },
12294     { "ktestq", { MaskG, MaskR }, 0 },
12295   },
12296   {
12297     /* MOD_VEX_W_0_0F99_P_2_LEN_0 */
12298     { Bad_Opcode },
12299     { "ktestb", { MaskG, MaskR }, 0 },
12300   },
12301   {
12302     /* MOD_VEX_W_1_0F99_P_2_LEN_0 */
12303     { Bad_Opcode },
12304     { "ktestd", { MaskG, MaskR }, 0 },
12305   },
12306   {
12307     /* MOD_VEX_0FAE_REG_2 */
12308     { VEX_LEN_TABLE (VEX_LEN_0FAE_R_2_M_0) },
12309   },
12310   {
12311     /* MOD_VEX_0FAE_REG_3 */
12312     { VEX_LEN_TABLE (VEX_LEN_0FAE_R_3_M_0) },
12313   },
12314   {
12315     /* MOD_VEX_0FD7_PREFIX_2 */
12316     { Bad_Opcode },
12317     { VEX_W_TABLE (VEX_W_0FD7_P_2_M_1) },
12318   },
12319   {
12320     /* MOD_VEX_0FE7_PREFIX_2 */
12321     { VEX_W_TABLE (VEX_W_0FE7_P_2_M_0) },
12322   },
12323   {
12324     /* MOD_VEX_0FF0_PREFIX_3 */
12325     { VEX_W_TABLE (VEX_W_0FF0_P_3_M_0) },
12326   },
12327   {
12328     /* MOD_VEX_0F381A_PREFIX_2 */
12329     { VEX_LEN_TABLE (VEX_LEN_0F381A_P_2_M_0) },
12330   },
12331   {
12332     /* MOD_VEX_0F382A_PREFIX_2 */
12333     { VEX_W_TABLE (VEX_W_0F382A_P_2_M_0) },
12334   },
12335   {
12336     /* MOD_VEX_0F382C_PREFIX_2 */
12337     { VEX_W_TABLE (VEX_W_0F382C_P_2_M_0) },
12338   },
12339   {
12340     /* MOD_VEX_0F382D_PREFIX_2 */
12341     { VEX_W_TABLE (VEX_W_0F382D_P_2_M_0) },
12342   },
12343   {
12344     /* MOD_VEX_0F382E_PREFIX_2 */
12345     { VEX_W_TABLE (VEX_W_0F382E_P_2_M_0) },
12346   },
12347   {
12348     /* MOD_VEX_0F382F_PREFIX_2 */
12349     { VEX_W_TABLE (VEX_W_0F382F_P_2_M_0) },
12350   },
12351   {
12352     /* MOD_VEX_0F385A_PREFIX_2 */
12353     { VEX_LEN_TABLE (VEX_LEN_0F385A_P_2_M_0) },
12354   },
12355   {
12356     /* MOD_VEX_0F388C_PREFIX_2 */
12357     { "vpmaskmov%LW",   { XM, Vex, Mx }, 0 },
12358   },
12359   {
12360     /* MOD_VEX_0F388E_PREFIX_2 */
12361     { "vpmaskmov%LW",   { Mx, Vex, XM }, 0 },
12362   },
12363   {
12364     /* MOD_VEX_W_0_0F3A30_P_2_LEN_0 */
12365     { Bad_Opcode },
12366     { "kshiftrb",       { MaskG, MaskR, Ib }, 0 },
12367   },
12368   {
12369     /* MOD_VEX_W_1_0F3A30_P_2_LEN_0 */
12370     { Bad_Opcode },
12371     { "kshiftrw",       { MaskG, MaskR, Ib }, 0 },
12372   },
12373   {
12374     /* MOD_VEX_W_0_0F3A31_P_2_LEN_0 */
12375     { Bad_Opcode },
12376     { "kshiftrd",       { MaskG, MaskR, Ib }, 0 },
12377   },
12378   {
12379     /* MOD_VEX_W_1_0F3A31_P_2_LEN_0 */
12380     { Bad_Opcode },
12381     { "kshiftrq",       { MaskG, MaskR, Ib }, 0 },
12382   },
12383   {
12384     /* MOD_VEX_W_0_0F3A32_P_2_LEN_0 */
12385     { Bad_Opcode },
12386     { "kshiftlb",       { MaskG, MaskR, Ib }, 0 },
12387   },
12388   {
12389     /* MOD_VEX_W_1_0F3A32_P_2_LEN_0 */
12390     { Bad_Opcode },
12391     { "kshiftlw",       { MaskG, MaskR, Ib }, 0 },
12392   },
12393   {
12394     /* MOD_VEX_W_0_0F3A33_P_2_LEN_0 */
12395     { Bad_Opcode },
12396     { "kshiftld",       { MaskG, MaskR, Ib }, 0 },
12397   },
12398   {
12399     /* MOD_VEX_W_1_0F3A33_P_2_LEN_0 */
12400     { Bad_Opcode },
12401     { "kshiftlq",       { MaskG, MaskR, Ib }, 0 },
12402   },
12403 #define NEED_MOD_TABLE
12404 #include "i386-dis-evex.h"
12405 #undef NEED_MOD_TABLE
12406 };
12407
12408 static const struct dis386 rm_table[][8] = {
12409   {
12410     /* RM_C6_REG_7 */
12411     { "xabort",         { Skip_MODRM, Ib }, 0 },
12412   },
12413   {
12414     /* RM_C7_REG_7 */
12415     { "xbeginT",        { Skip_MODRM, Jv }, 0 },
12416   },
12417   {
12418     /* RM_0F01_REG_0 */
12419     { Bad_Opcode },
12420     { "vmcall",         { Skip_MODRM }, 0 },
12421     { "vmlaunch",       { Skip_MODRM }, 0 },
12422     { "vmresume",       { Skip_MODRM }, 0 },
12423     { "vmxoff",         { Skip_MODRM }, 0 },
12424   },
12425   {
12426     /* RM_0F01_REG_1 */
12427     { "monitor",        { { OP_Monitor, 0 } }, 0 },
12428     { "mwait",          { { OP_Mwait, 0 } }, 0 },
12429     { "clac",           { Skip_MODRM }, 0 },
12430     { "stac",           { Skip_MODRM }, 0 },
12431     { Bad_Opcode },
12432     { Bad_Opcode },
12433     { Bad_Opcode },
12434     { "encls",          { Skip_MODRM }, 0 },
12435   },
12436   {
12437     /* RM_0F01_REG_2 */
12438     { "xgetbv",         { Skip_MODRM }, 0 },
12439     { "xsetbv",         { Skip_MODRM }, 0 },
12440     { Bad_Opcode },
12441     { Bad_Opcode },
12442     { "vmfunc",         { Skip_MODRM }, 0 },
12443     { "xend",           { Skip_MODRM }, 0 },
12444     { "xtest",          { Skip_MODRM }, 0 },
12445     { "enclu",          { Skip_MODRM }, 0 },
12446   },
12447   {
12448     /* RM_0F01_REG_3 */
12449     { "vmrun",          { Skip_MODRM }, 0 },
12450     { "vmmcall",        { Skip_MODRM }, 0 },
12451     { "vmload",         { Skip_MODRM }, 0 },
12452     { "vmsave",         { Skip_MODRM }, 0 },
12453     { "stgi",           { Skip_MODRM }, 0 },
12454     { "clgi",           { Skip_MODRM }, 0 },
12455     { "skinit",         { Skip_MODRM }, 0 },
12456     { "invlpga",        { Skip_MODRM }, 0 },
12457   },
12458   {
12459     /* RM_0F01_REG_5 */
12460     { Bad_Opcode },
12461     { Bad_Opcode },
12462     { Bad_Opcode },
12463     { Bad_Opcode },
12464     { Bad_Opcode },
12465     { Bad_Opcode },
12466     { "rdpkru",         { Skip_MODRM }, 0 },
12467     { "wrpkru",         { Skip_MODRM }, 0 },
12468   },
12469   {
12470     /* RM_0F01_REG_7 */
12471     { "swapgs",         { Skip_MODRM }, 0  },
12472     { "rdtscp",         { Skip_MODRM }, 0  },
12473     { "monitorx",       { { OP_Monitor, 0 } }, 0  },
12474     { "mwaitx",         { { OP_Mwaitx,  0 } }, 0  },
12475     { "clzero",         { Skip_MODRM }, 0  },
12476   },
12477   {
12478     /* RM_0FAE_REG_5 */
12479     { "lfence",         { Skip_MODRM }, 0 },
12480   },
12481   {
12482     /* RM_0FAE_REG_6 */
12483     { "mfence",         { Skip_MODRM }, 0 },
12484   },
12485   {
12486     /* RM_0FAE_REG_7 */
12487     { PREFIX_TABLE (PREFIX_RM_0_0FAE_REG_7) },
12488   },
12489 };
12490
12491 #define INTERNAL_DISASSEMBLER_ERROR _("<internal disassembler error>")
12492
12493 /* We use the high bit to indicate different name for the same
12494    prefix.  */
12495 #define REP_PREFIX      (0xf3 | 0x100)
12496 #define XACQUIRE_PREFIX (0xf2 | 0x200)
12497 #define XRELEASE_PREFIX (0xf3 | 0x400)
12498 #define BND_PREFIX      (0xf2 | 0x400)
12499
12500 static int
12501 ckprefix (void)
12502 {
12503   int newrex, i, length;
12504   rex = 0;
12505   rex_ignored = 0;
12506   prefixes = 0;
12507   used_prefixes = 0;
12508   rex_used = 0;
12509   last_lock_prefix = -1;
12510   last_repz_prefix = -1;
12511   last_repnz_prefix = -1;
12512   last_data_prefix = -1;
12513   last_addr_prefix = -1;
12514   last_rex_prefix = -1;
12515   last_seg_prefix = -1;
12516   fwait_prefix = -1;
12517   active_seg_prefix = 0;
12518   for (i = 0; i < (int) ARRAY_SIZE (all_prefixes); i++)
12519     all_prefixes[i] = 0;
12520   i = 0;
12521   length = 0;
12522   /* The maximum instruction length is 15bytes.  */
12523   while (length < MAX_CODE_LENGTH - 1)
12524     {
12525       FETCH_DATA (the_info, codep + 1);
12526       newrex = 0;
12527       switch (*codep)
12528         {
12529         /* REX prefixes family.  */
12530         case 0x40:
12531         case 0x41:
12532         case 0x42:
12533         case 0x43:
12534         case 0x44:
12535         case 0x45:
12536         case 0x46:
12537         case 0x47:
12538         case 0x48:
12539         case 0x49:
12540         case 0x4a:
12541         case 0x4b:
12542         case 0x4c:
12543         case 0x4d:
12544         case 0x4e:
12545         case 0x4f:
12546           if (address_mode == mode_64bit)
12547             newrex = *codep;
12548           else
12549             return 1;
12550           last_rex_prefix = i;
12551           break;
12552         case 0xf3:
12553           prefixes |= PREFIX_REPZ;
12554           last_repz_prefix = i;
12555           break;
12556         case 0xf2:
12557           prefixes |= PREFIX_REPNZ;
12558           last_repnz_prefix = i;
12559           break;
12560         case 0xf0:
12561           prefixes |= PREFIX_LOCK;
12562           last_lock_prefix = i;
12563           break;
12564         case 0x2e:
12565           prefixes |= PREFIX_CS;
12566           last_seg_prefix = i;
12567           active_seg_prefix = PREFIX_CS;
12568           break;
12569         case 0x36:
12570           prefixes |= PREFIX_SS;
12571           last_seg_prefix = i;
12572           active_seg_prefix = PREFIX_SS;
12573           break;
12574         case 0x3e:
12575           prefixes |= PREFIX_DS;
12576           last_seg_prefix = i;
12577           active_seg_prefix = PREFIX_DS;
12578           break;
12579         case 0x26:
12580           prefixes |= PREFIX_ES;
12581           last_seg_prefix = i;
12582           active_seg_prefix = PREFIX_ES;
12583           break;
12584         case 0x64:
12585           prefixes |= PREFIX_FS;
12586           last_seg_prefix = i;
12587           active_seg_prefix = PREFIX_FS;
12588           break;
12589         case 0x65:
12590           prefixes |= PREFIX_GS;
12591           last_seg_prefix = i;
12592           active_seg_prefix = PREFIX_GS;
12593           break;
12594         case 0x66:
12595           prefixes |= PREFIX_DATA;
12596           last_data_prefix = i;
12597           break;
12598         case 0x67:
12599           prefixes |= PREFIX_ADDR;
12600           last_addr_prefix = i;
12601           break;
12602         case FWAIT_OPCODE:
12603           /* fwait is really an instruction.  If there are prefixes
12604              before the fwait, they belong to the fwait, *not* to the
12605              following instruction.  */
12606           fwait_prefix = i;
12607           if (prefixes || rex)
12608             {
12609               prefixes |= PREFIX_FWAIT;
12610               codep++;
12611               /* This ensures that the previous REX prefixes are noticed
12612                  as unused prefixes, as in the return case below.  */
12613               rex_used = rex;
12614               return 1;
12615             }
12616           prefixes = PREFIX_FWAIT;
12617           break;
12618         default:
12619           return 1;
12620         }
12621       /* Rex is ignored when followed by another prefix.  */
12622       if (rex)
12623         {
12624           rex_used = rex;
12625           return 1;
12626         }
12627       if (*codep != FWAIT_OPCODE)
12628         all_prefixes[i++] = *codep;
12629       rex = newrex;
12630       codep++;
12631       length++;
12632     }
12633   return 0;
12634 }
12635
12636 /* Return the name of the prefix byte PREF, or NULL if PREF is not a
12637    prefix byte.  */
12638
12639 static const char *
12640 prefix_name (int pref, int sizeflag)
12641 {
12642   static const char *rexes [16] =
12643     {
12644       "rex",            /* 0x40 */
12645       "rex.B",          /* 0x41 */
12646       "rex.X",          /* 0x42 */
12647       "rex.XB",         /* 0x43 */
12648       "rex.R",          /* 0x44 */
12649       "rex.RB",         /* 0x45 */
12650       "rex.RX",         /* 0x46 */
12651       "rex.RXB",        /* 0x47 */
12652       "rex.W",          /* 0x48 */
12653       "rex.WB",         /* 0x49 */
12654       "rex.WX",         /* 0x4a */
12655       "rex.WXB",        /* 0x4b */
12656       "rex.WR",         /* 0x4c */
12657       "rex.WRB",        /* 0x4d */
12658       "rex.WRX",        /* 0x4e */
12659       "rex.WRXB",       /* 0x4f */
12660     };
12661
12662   switch (pref)
12663     {
12664     /* REX prefixes family.  */
12665     case 0x40:
12666     case 0x41:
12667     case 0x42:
12668     case 0x43:
12669     case 0x44:
12670     case 0x45:
12671     case 0x46:
12672     case 0x47:
12673     case 0x48:
12674     case 0x49:
12675     case 0x4a:
12676     case 0x4b:
12677     case 0x4c:
12678     case 0x4d:
12679     case 0x4e:
12680     case 0x4f:
12681       return rexes [pref - 0x40];
12682     case 0xf3:
12683       return "repz";
12684     case 0xf2:
12685       return "repnz";
12686     case 0xf0:
12687       return "lock";
12688     case 0x2e:
12689       return "cs";
12690     case 0x36:
12691       return "ss";
12692     case 0x3e:
12693       return "ds";
12694     case 0x26:
12695       return "es";
12696     case 0x64:
12697       return "fs";
12698     case 0x65:
12699       return "gs";
12700     case 0x66:
12701       return (sizeflag & DFLAG) ? "data16" : "data32";
12702     case 0x67:
12703       if (address_mode == mode_64bit)
12704         return (sizeflag & AFLAG) ? "addr32" : "addr64";
12705       else
12706         return (sizeflag & AFLAG) ? "addr16" : "addr32";
12707     case FWAIT_OPCODE:
12708       return "fwait";
12709     case REP_PREFIX:
12710       return "rep";
12711     case XACQUIRE_PREFIX:
12712       return "xacquire";
12713     case XRELEASE_PREFIX:
12714       return "xrelease";
12715     case BND_PREFIX:
12716       return "bnd";
12717     default:
12718       return NULL;
12719     }
12720 }
12721
12722 static char op_out[MAX_OPERANDS][100];
12723 static int op_ad, op_index[MAX_OPERANDS];
12724 static int two_source_ops;
12725 static bfd_vma op_address[MAX_OPERANDS];
12726 static bfd_vma op_riprel[MAX_OPERANDS];
12727 static bfd_vma start_pc;
12728
12729 /*
12730  *   On the 386's of 1988, the maximum length of an instruction is 15 bytes.
12731  *   (see topic "Redundant prefixes" in the "Differences from 8086"
12732  *   section of the "Virtual 8086 Mode" chapter.)
12733  * 'pc' should be the address of this instruction, it will
12734  *   be used to print the target address if this is a relative jump or call
12735  * The function returns the length of this instruction in bytes.
12736  */
12737
12738 static char intel_syntax;
12739 static char intel_mnemonic = !SYSV386_COMPAT;
12740 static char open_char;
12741 static char close_char;
12742 static char separator_char;
12743 static char scale_char;
12744
12745 enum x86_64_isa
12746 {
12747   amd64 = 0,
12748   intel64
12749 };
12750
12751 static enum x86_64_isa isa64;
12752
12753 /* Here for backwards compatibility.  When gdb stops using
12754    print_insn_i386_att and print_insn_i386_intel these functions can
12755    disappear, and print_insn_i386 be merged into print_insn.  */
12756 int
12757 print_insn_i386_att (bfd_vma pc, disassemble_info *info)
12758 {
12759   intel_syntax = 0;
12760
12761   return print_insn (pc, info);
12762 }
12763
12764 int
12765 print_insn_i386_intel (bfd_vma pc, disassemble_info *info)
12766 {
12767   intel_syntax = 1;
12768
12769   return print_insn (pc, info);
12770 }
12771
12772 int
12773 print_insn_i386 (bfd_vma pc, disassemble_info *info)
12774 {
12775   intel_syntax = -1;
12776
12777   return print_insn (pc, info);
12778 }
12779
12780 void
12781 print_i386_disassembler_options (FILE *stream)
12782 {
12783   fprintf (stream, _("\n\
12784 The following i386/x86-64 specific disassembler options are supported for use\n\
12785 with the -M switch (multiple options should be separated by commas):\n"));
12786
12787   fprintf (stream, _("  x86-64      Disassemble in 64bit mode\n"));
12788   fprintf (stream, _("  i386        Disassemble in 32bit mode\n"));
12789   fprintf (stream, _("  i8086       Disassemble in 16bit mode\n"));
12790   fprintf (stream, _("  att         Display instruction in AT&T syntax\n"));
12791   fprintf (stream, _("  intel       Display instruction in Intel syntax\n"));
12792   fprintf (stream, _("  att-mnemonic\n"
12793                      "              Display instruction in AT&T mnemonic\n"));
12794   fprintf (stream, _("  intel-mnemonic\n"
12795                      "              Display instruction in Intel mnemonic\n"));
12796   fprintf (stream, _("  addr64      Assume 64bit address size\n"));
12797   fprintf (stream, _("  addr32      Assume 32bit address size\n"));
12798   fprintf (stream, _("  addr16      Assume 16bit address size\n"));
12799   fprintf (stream, _("  data32      Assume 32bit data size\n"));
12800   fprintf (stream, _("  data16      Assume 16bit data size\n"));
12801   fprintf (stream, _("  suffix      Always display instruction suffix in AT&T syntax\n"));
12802   fprintf (stream, _("  amd64       Display instruction in AMD64 ISA\n"));
12803   fprintf (stream, _("  intel64     Display instruction in Intel64 ISA\n"));
12804 }
12805
12806 /* Bad opcode.  */
12807 static const struct dis386 bad_opcode = { "(bad)", { XX }, 0 };
12808
12809 /* Get a pointer to struct dis386 with a valid name.  */
12810
12811 static const struct dis386 *
12812 get_valid_dis386 (const struct dis386 *dp, disassemble_info *info)
12813 {
12814   int vindex, vex_table_index;
12815
12816   if (dp->name != NULL)
12817     return dp;
12818
12819   switch (dp->op[0].bytemode)
12820     {
12821     case USE_REG_TABLE:
12822       dp = &reg_table[dp->op[1].bytemode][modrm.reg];
12823       break;
12824
12825     case USE_MOD_TABLE:
12826       vindex = modrm.mod == 0x3 ? 1 : 0;
12827       dp = &mod_table[dp->op[1].bytemode][vindex];
12828       break;
12829
12830     case USE_RM_TABLE:
12831       dp = &rm_table[dp->op[1].bytemode][modrm.rm];
12832       break;
12833
12834     case USE_PREFIX_TABLE:
12835       if (need_vex)
12836         {
12837           /* The prefix in VEX is implicit.  */
12838           switch (vex.prefix)
12839             {
12840             case 0:
12841               vindex = 0;
12842               break;
12843             case REPE_PREFIX_OPCODE:
12844               vindex = 1;
12845               break;
12846             case DATA_PREFIX_OPCODE:
12847               vindex = 2;
12848               break;
12849             case REPNE_PREFIX_OPCODE:
12850               vindex = 3;
12851               break;
12852             default:
12853               abort ();
12854               break;
12855             }
12856         }
12857       else
12858         {
12859           int last_prefix = -1;
12860           int prefix = 0;
12861           vindex = 0;
12862           /* We check PREFIX_REPNZ and PREFIX_REPZ before PREFIX_DATA.
12863              When there are multiple PREFIX_REPNZ and PREFIX_REPZ, the
12864              last one wins.  */
12865           if ((prefixes & (PREFIX_REPZ | PREFIX_REPNZ)) != 0)
12866             {
12867               if (last_repz_prefix > last_repnz_prefix)
12868                 {
12869                   vindex = 1;
12870                   prefix = PREFIX_REPZ;
12871                   last_prefix = last_repz_prefix;
12872                 }
12873               else
12874                 {
12875                   vindex = 3;
12876                   prefix = PREFIX_REPNZ;
12877                   last_prefix = last_repnz_prefix;
12878                 }
12879
12880               /* Check if prefix should be ignored.  */
12881               if ((((prefix_table[dp->op[1].bytemode][vindex].prefix_requirement
12882                      & PREFIX_IGNORED) >> PREFIX_IGNORED_SHIFT)
12883                    & prefix) != 0)
12884                 vindex = 0;
12885             }
12886
12887           if (vindex == 0 && (prefixes & PREFIX_DATA) != 0)
12888             {
12889               vindex = 2;
12890               prefix = PREFIX_DATA;
12891               last_prefix = last_data_prefix;
12892             }
12893
12894           if (vindex != 0)
12895             {
12896               used_prefixes |= prefix;
12897               all_prefixes[last_prefix] = 0;
12898             }
12899         }
12900       dp = &prefix_table[dp->op[1].bytemode][vindex];
12901       break;
12902
12903     case USE_X86_64_TABLE:
12904       vindex = address_mode == mode_64bit ? 1 : 0;
12905       dp = &x86_64_table[dp->op[1].bytemode][vindex];
12906       break;
12907
12908     case USE_3BYTE_TABLE:
12909       FETCH_DATA (info, codep + 2);
12910       vindex = *codep++;
12911       dp = &three_byte_table[dp->op[1].bytemode][vindex];
12912       end_codep = codep;
12913       modrm.mod = (*codep >> 6) & 3;
12914       modrm.reg = (*codep >> 3) & 7;
12915       modrm.rm = *codep & 7;
12916       break;
12917
12918     case USE_VEX_LEN_TABLE:
12919       if (!need_vex)
12920         abort ();
12921
12922       switch (vex.length)
12923         {
12924         case 128:
12925           vindex = 0;
12926           break;
12927         case 256:
12928           vindex = 1;
12929           break;
12930         default:
12931           abort ();
12932           break;
12933         }
12934
12935       dp = &vex_len_table[dp->op[1].bytemode][vindex];
12936       break;
12937
12938     case USE_XOP_8F_TABLE:
12939       FETCH_DATA (info, codep + 3);
12940       /* All bits in the REX prefix are ignored.  */
12941       rex_ignored = rex;
12942       rex = ~(*codep >> 5) & 0x7;
12943
12944       /* VEX_TABLE_INDEX is the mmmmm part of the XOP byte 1 "RCB.mmmmm".  */
12945       switch ((*codep & 0x1f))
12946         {
12947         default:
12948           dp = &bad_opcode;
12949           return dp;
12950         case 0x8:
12951           vex_table_index = XOP_08;
12952           break;
12953         case 0x9:
12954           vex_table_index = XOP_09;
12955           break;
12956         case 0xa:
12957           vex_table_index = XOP_0A;
12958           break;
12959         }
12960       codep++;
12961       vex.w = *codep & 0x80;
12962       if (vex.w && address_mode == mode_64bit)
12963         rex |= REX_W;
12964
12965       vex.register_specifier = (~(*codep >> 3)) & 0xf;
12966       if (address_mode != mode_64bit
12967           && vex.register_specifier > 0x7)
12968         {
12969           dp = &bad_opcode;
12970           return dp;
12971         }
12972
12973       vex.length = (*codep & 0x4) ? 256 : 128;
12974       switch ((*codep & 0x3))
12975         {
12976         case 0:
12977           vex.prefix = 0;
12978           break;
12979         case 1:
12980           vex.prefix = DATA_PREFIX_OPCODE;
12981           break;
12982         case 2:
12983           vex.prefix = REPE_PREFIX_OPCODE;
12984           break;
12985         case 3:
12986           vex.prefix = REPNE_PREFIX_OPCODE;
12987           break;
12988         }
12989       need_vex = 1;
12990       need_vex_reg = 1;
12991       codep++;
12992       vindex = *codep++;
12993       dp = &xop_table[vex_table_index][vindex];
12994
12995       end_codep = codep;
12996       FETCH_DATA (info, codep + 1);
12997       modrm.mod = (*codep >> 6) & 3;
12998       modrm.reg = (*codep >> 3) & 7;
12999       modrm.rm = *codep & 7;
13000       break;
13001
13002     case USE_VEX_C4_TABLE:
13003       /* VEX prefix.  */
13004       FETCH_DATA (info, codep + 3);
13005       /* All bits in the REX prefix are ignored.  */
13006       rex_ignored = rex;
13007       rex = ~(*codep >> 5) & 0x7;
13008       switch ((*codep & 0x1f))
13009         {
13010         default:
13011           dp = &bad_opcode;
13012           return dp;
13013         case 0x1:
13014           vex_table_index = VEX_0F;
13015           break;
13016         case 0x2:
13017           vex_table_index = VEX_0F38;
13018           break;
13019         case 0x3:
13020           vex_table_index = VEX_0F3A;
13021           break;
13022         }
13023       codep++;
13024       vex.w = *codep & 0x80;
13025       if (vex.w && address_mode == mode_64bit)
13026         rex |= REX_W;
13027
13028       vex.register_specifier = (~(*codep >> 3)) & 0xf;
13029       if (address_mode != mode_64bit
13030           && vex.register_specifier > 0x7)
13031         {
13032           dp = &bad_opcode;
13033           return dp;
13034         }
13035
13036       vex.length = (*codep & 0x4) ? 256 : 128;
13037       switch ((*codep & 0x3))
13038         {
13039         case 0:
13040           vex.prefix = 0;
13041           break;
13042         case 1:
13043           vex.prefix = DATA_PREFIX_OPCODE;
13044           break;
13045         case 2:
13046           vex.prefix = REPE_PREFIX_OPCODE;
13047           break;
13048         case 3:
13049           vex.prefix = REPNE_PREFIX_OPCODE;
13050           break;
13051         }
13052       need_vex = 1;
13053       need_vex_reg = 1;
13054       codep++;
13055       vindex = *codep++;
13056       dp = &vex_table[vex_table_index][vindex];
13057       end_codep = codep;
13058       /* There is no MODRM byte for VEX [82|77].  */
13059       if (vindex != 0x77 && vindex != 0x82)
13060         {
13061           FETCH_DATA (info, codep + 1);
13062           modrm.mod = (*codep >> 6) & 3;
13063           modrm.reg = (*codep >> 3) & 7;
13064           modrm.rm = *codep & 7;
13065         }
13066       break;
13067
13068     case USE_VEX_C5_TABLE:
13069       /* VEX prefix.  */
13070       FETCH_DATA (info, codep + 2);
13071       /* All bits in the REX prefix are ignored.  */
13072       rex_ignored = rex;
13073       rex = (*codep & 0x80) ? 0 : REX_R;
13074
13075       vex.register_specifier = (~(*codep >> 3)) & 0xf;
13076       if (address_mode != mode_64bit
13077           && vex.register_specifier > 0x7)
13078         {
13079           dp = &bad_opcode;
13080           return dp;
13081         }
13082
13083       vex.w = 0;
13084
13085       vex.length = (*codep & 0x4) ? 256 : 128;
13086       switch ((*codep & 0x3))
13087         {
13088         case 0:
13089           vex.prefix = 0;
13090           break;
13091         case 1:
13092           vex.prefix = DATA_PREFIX_OPCODE;
13093           break;
13094         case 2:
13095           vex.prefix = REPE_PREFIX_OPCODE;
13096           break;
13097         case 3:
13098           vex.prefix = REPNE_PREFIX_OPCODE;
13099           break;
13100         }
13101       need_vex = 1;
13102       need_vex_reg = 1;
13103       codep++;
13104       vindex = *codep++;
13105       dp = &vex_table[dp->op[1].bytemode][vindex];
13106       end_codep = codep;
13107       /* There is no MODRM byte for VEX [82|77].  */
13108       if (vindex != 0x77 && vindex != 0x82)
13109         {
13110           FETCH_DATA (info, codep + 1);
13111           modrm.mod = (*codep >> 6) & 3;
13112           modrm.reg = (*codep >> 3) & 7;
13113           modrm.rm = *codep & 7;
13114         }
13115       break;
13116
13117     case USE_VEX_W_TABLE:
13118       if (!need_vex)
13119         abort ();
13120
13121       dp = &vex_w_table[dp->op[1].bytemode][vex.w ? 1 : 0];
13122       break;
13123
13124     case USE_EVEX_TABLE:
13125       two_source_ops = 0;
13126       /* EVEX prefix.  */
13127       vex.evex = 1;
13128       FETCH_DATA (info, codep + 4);
13129       /* All bits in the REX prefix are ignored.  */
13130       rex_ignored = rex;
13131       /* The first byte after 0x62.  */
13132       rex = ~(*codep >> 5) & 0x7;
13133       vex.r = *codep & 0x10;
13134       switch ((*codep & 0xf))
13135         {
13136         default:
13137           return &bad_opcode;
13138         case 0x1:
13139           vex_table_index = EVEX_0F;
13140           break;
13141         case 0x2:
13142           vex_table_index = EVEX_0F38;
13143           break;
13144         case 0x3:
13145           vex_table_index = EVEX_0F3A;
13146           break;
13147         }
13148
13149       /* The second byte after 0x62.  */
13150       codep++;
13151       vex.w = *codep & 0x80;
13152       if (vex.w && address_mode == mode_64bit)
13153         rex |= REX_W;
13154
13155       vex.register_specifier = (~(*codep >> 3)) & 0xf;
13156       if (address_mode != mode_64bit)
13157         {
13158           /* In 16/32-bit mode silently ignore following bits.  */
13159           rex &= ~REX_B;
13160           vex.r = 1;
13161           vex.v = 1;
13162           vex.register_specifier &= 0x7;
13163         }
13164
13165       /* The U bit.  */
13166       if (!(*codep & 0x4))
13167         return &bad_opcode;
13168
13169       switch ((*codep & 0x3))
13170         {
13171         case 0:
13172           vex.prefix = 0;
13173           break;
13174         case 1:
13175           vex.prefix = DATA_PREFIX_OPCODE;
13176           break;
13177         case 2:
13178           vex.prefix = REPE_PREFIX_OPCODE;
13179           break;
13180         case 3:
13181           vex.prefix = REPNE_PREFIX_OPCODE;
13182           break;
13183         }
13184
13185       /* The third byte after 0x62.  */
13186       codep++;
13187
13188       /* Remember the static rounding bits.  */
13189       vex.ll = (*codep >> 5) & 3;
13190       vex.b = (*codep & 0x10) != 0;
13191
13192       vex.v = *codep & 0x8;
13193       vex.mask_register_specifier = *codep & 0x7;
13194       vex.zeroing = *codep & 0x80;
13195
13196       need_vex = 1;
13197       need_vex_reg = 1;
13198       codep++;
13199       vindex = *codep++;
13200       dp = &evex_table[vex_table_index][vindex];
13201       end_codep = codep;
13202       FETCH_DATA (info, codep + 1);
13203       modrm.mod = (*codep >> 6) & 3;
13204       modrm.reg = (*codep >> 3) & 7;
13205       modrm.rm = *codep & 7;
13206
13207       /* Set vector length.  */
13208       if (modrm.mod == 3 && vex.b)
13209         vex.length = 512;
13210       else
13211         {
13212           switch (vex.ll)
13213             {
13214             case 0x0:
13215               vex.length = 128;
13216               break;
13217             case 0x1:
13218               vex.length = 256;
13219               break;
13220             case 0x2:
13221               vex.length = 512;
13222               break;
13223             default:
13224               return &bad_opcode;
13225             }
13226         }
13227       break;
13228
13229     case 0:
13230       dp = &bad_opcode;
13231       break;
13232
13233     default:
13234       abort ();
13235     }
13236
13237   if (dp->name != NULL)
13238     return dp;
13239   else
13240     return get_valid_dis386 (dp, info);
13241 }
13242
13243 static void
13244 get_sib (disassemble_info *info, int sizeflag)
13245 {
13246   /* If modrm.mod == 3, operand must be register.  */
13247   if (need_modrm
13248       && ((sizeflag & AFLAG) || address_mode == mode_64bit)
13249       && modrm.mod != 3
13250       && modrm.rm == 4)
13251     {
13252       FETCH_DATA (info, codep + 2);
13253       sib.index = (codep [1] >> 3) & 7;
13254       sib.scale = (codep [1] >> 6) & 3;
13255       sib.base = codep [1] & 7;
13256     }
13257 }
13258
13259 static int
13260 print_insn (bfd_vma pc, disassemble_info *info)
13261 {
13262   const struct dis386 *dp;
13263   int i;
13264   char *op_txt[MAX_OPERANDS];
13265   int needcomma;
13266   int sizeflag, orig_sizeflag;
13267   const char *p;
13268   struct dis_private priv;
13269   int prefix_length;
13270
13271   priv.orig_sizeflag = AFLAG | DFLAG;
13272   if ((info->mach & bfd_mach_i386_i386) != 0)
13273     address_mode = mode_32bit;
13274   else if (info->mach == bfd_mach_i386_i8086)
13275     {
13276       address_mode = mode_16bit;
13277       priv.orig_sizeflag = 0;
13278     }
13279   else
13280     address_mode = mode_64bit;
13281
13282   if (intel_syntax == (char) -1)
13283     intel_syntax = (info->mach & bfd_mach_i386_intel_syntax) != 0;
13284
13285   for (p = info->disassembler_options; p != NULL; )
13286     {
13287       if (CONST_STRNEQ (p, "amd64"))
13288         isa64 = amd64;
13289       else if (CONST_STRNEQ (p, "intel64"))
13290         isa64 = intel64;
13291       else if (CONST_STRNEQ (p, "x86-64"))
13292         {
13293           address_mode = mode_64bit;
13294           priv.orig_sizeflag = AFLAG | DFLAG;
13295         }
13296       else if (CONST_STRNEQ (p, "i386"))
13297         {
13298           address_mode = mode_32bit;
13299           priv.orig_sizeflag = AFLAG | DFLAG;
13300         }
13301       else if (CONST_STRNEQ (p, "i8086"))
13302         {
13303           address_mode = mode_16bit;
13304           priv.orig_sizeflag = 0;
13305         }
13306       else if (CONST_STRNEQ (p, "intel"))
13307         {
13308           intel_syntax = 1;
13309           if (CONST_STRNEQ (p + 5, "-mnemonic"))
13310             intel_mnemonic = 1;
13311         }
13312       else if (CONST_STRNEQ (p, "att"))
13313         {
13314           intel_syntax = 0;
13315           if (CONST_STRNEQ (p + 3, "-mnemonic"))
13316             intel_mnemonic = 0;
13317         }
13318       else if (CONST_STRNEQ (p, "addr"))
13319         {
13320           if (address_mode == mode_64bit)
13321             {
13322               if (p[4] == '3' && p[5] == '2')
13323                 priv.orig_sizeflag &= ~AFLAG;
13324               else if (p[4] == '6' && p[5] == '4')
13325                 priv.orig_sizeflag |= AFLAG;
13326             }
13327           else
13328             {
13329               if (p[4] == '1' && p[5] == '6')
13330                 priv.orig_sizeflag &= ~AFLAG;
13331               else if (p[4] == '3' && p[5] == '2')
13332                 priv.orig_sizeflag |= AFLAG;
13333             }
13334         }
13335       else if (CONST_STRNEQ (p, "data"))
13336         {
13337           if (p[4] == '1' && p[5] == '6')
13338             priv.orig_sizeflag &= ~DFLAG;
13339           else if (p[4] == '3' && p[5] == '2')
13340             priv.orig_sizeflag |= DFLAG;
13341         }
13342       else if (CONST_STRNEQ (p, "suffix"))
13343         priv.orig_sizeflag |= SUFFIX_ALWAYS;
13344
13345       p = strchr (p, ',');
13346       if (p != NULL)
13347         p++;
13348     }
13349
13350   if (address_mode == mode_64bit && sizeof (bfd_vma) < 8)
13351     {
13352       (*info->fprintf_func) (info->stream,
13353                              _("64-bit address is disabled"));
13354       return -1;
13355     }
13356
13357   if (intel_syntax)
13358     {
13359       names64 = intel_names64;
13360       names32 = intel_names32;
13361       names16 = intel_names16;
13362       names8 = intel_names8;
13363       names8rex = intel_names8rex;
13364       names_seg = intel_names_seg;
13365       names_mm = intel_names_mm;
13366       names_bnd = intel_names_bnd;
13367       names_xmm = intel_names_xmm;
13368       names_ymm = intel_names_ymm;
13369       names_zmm = intel_names_zmm;
13370       index64 = intel_index64;
13371       index32 = intel_index32;
13372       names_mask = intel_names_mask;
13373       index16 = intel_index16;
13374       open_char = '[';
13375       close_char = ']';
13376       separator_char = '+';
13377       scale_char = '*';
13378     }
13379   else
13380     {
13381       names64 = att_names64;
13382       names32 = att_names32;
13383       names16 = att_names16;
13384       names8 = att_names8;
13385       names8rex = att_names8rex;
13386       names_seg = att_names_seg;
13387       names_mm = att_names_mm;
13388       names_bnd = att_names_bnd;
13389       names_xmm = att_names_xmm;
13390       names_ymm = att_names_ymm;
13391       names_zmm = att_names_zmm;
13392       index64 = att_index64;
13393       index32 = att_index32;
13394       names_mask = att_names_mask;
13395       index16 = att_index16;
13396       open_char = '(';
13397       close_char =  ')';
13398       separator_char = ',';
13399       scale_char = ',';
13400     }
13401
13402   /* The output looks better if we put 7 bytes on a line, since that
13403      puts most long word instructions on a single line.  Use 8 bytes
13404      for Intel L1OM.  */
13405   if ((info->mach & bfd_mach_l1om) != 0)
13406     info->bytes_per_line = 8;
13407   else
13408     info->bytes_per_line = 7;
13409
13410   info->private_data = &priv;
13411   priv.max_fetched = priv.the_buffer;
13412   priv.insn_start = pc;
13413
13414   obuf[0] = 0;
13415   for (i = 0; i < MAX_OPERANDS; ++i)
13416     {
13417       op_out[i][0] = 0;
13418       op_index[i] = -1;
13419     }
13420
13421   the_info = info;
13422   start_pc = pc;
13423   start_codep = priv.the_buffer;
13424   codep = priv.the_buffer;
13425
13426   if (OPCODES_SIGSETJMP (priv.bailout) != 0)
13427     {
13428       const char *name;
13429
13430       /* Getting here means we tried for data but didn't get it.  That
13431          means we have an incomplete instruction of some sort.  Just
13432          print the first byte as a prefix or a .byte pseudo-op.  */
13433       if (codep > priv.the_buffer)
13434         {
13435           name = prefix_name (priv.the_buffer[0], priv.orig_sizeflag);
13436           if (name != NULL)
13437             (*info->fprintf_func) (info->stream, "%s", name);
13438           else
13439             {
13440               /* Just print the first byte as a .byte instruction.  */
13441               (*info->fprintf_func) (info->stream, ".byte 0x%x",
13442                                      (unsigned int) priv.the_buffer[0]);
13443             }
13444
13445           return 1;
13446         }
13447
13448       return -1;
13449     }
13450
13451   obufp = obuf;
13452   sizeflag = priv.orig_sizeflag;
13453
13454   if (!ckprefix () || rex_used)
13455     {
13456       /* Too many prefixes or unused REX prefixes.  */
13457       for (i = 0;
13458            i < (int) ARRAY_SIZE (all_prefixes) && all_prefixes[i];
13459            i++)
13460         (*info->fprintf_func) (info->stream, "%s%s",
13461                                i == 0 ? "" : " ",
13462                                prefix_name (all_prefixes[i], sizeflag));
13463       return i;
13464     }
13465
13466   insn_codep = codep;
13467
13468   FETCH_DATA (info, codep + 1);
13469   two_source_ops = (*codep == 0x62) || (*codep == 0xc8);
13470
13471   if (((prefixes & PREFIX_FWAIT)
13472        && ((*codep < 0xd8) || (*codep > 0xdf))))
13473     {
13474       /* Handle prefixes before fwait.  */
13475       for (i = 0; i < fwait_prefix && all_prefixes[i];
13476            i++)
13477         (*info->fprintf_func) (info->stream, "%s ",
13478                                prefix_name (all_prefixes[i], sizeflag));
13479       (*info->fprintf_func) (info->stream, "fwait");
13480       return i + 1;
13481     }
13482
13483   if (*codep == 0x0f)
13484     {
13485       unsigned char threebyte;
13486
13487       codep++;
13488       FETCH_DATA (info, codep + 1);
13489       threebyte = *codep;
13490       dp = &dis386_twobyte[threebyte];
13491       need_modrm = twobyte_has_modrm[*codep];
13492       codep++;
13493     }
13494   else
13495     {
13496       dp = &dis386[*codep];
13497       need_modrm = onebyte_has_modrm[*codep];
13498       codep++;
13499     }
13500
13501   /* Save sizeflag for printing the extra prefixes later before updating
13502      it for mnemonic and operand processing.  The prefix names depend
13503      only on the address mode.  */
13504   orig_sizeflag = sizeflag;
13505   if (prefixes & PREFIX_ADDR)
13506     sizeflag ^= AFLAG;
13507   if ((prefixes & PREFIX_DATA))
13508     sizeflag ^= DFLAG;
13509
13510   end_codep = codep;
13511   if (need_modrm)
13512     {
13513       FETCH_DATA (info, codep + 1);
13514       modrm.mod = (*codep >> 6) & 3;
13515       modrm.reg = (*codep >> 3) & 7;
13516       modrm.rm = *codep & 7;
13517     }
13518
13519   need_vex = 0;
13520   need_vex_reg = 0;
13521   vex_w_done = 0;
13522   vex.evex = 0;
13523
13524   if (dp->name == NULL && dp->op[0].bytemode == FLOATCODE)
13525     {
13526       get_sib (info, sizeflag);
13527       dofloat (sizeflag);
13528     }
13529   else
13530     {
13531       dp = get_valid_dis386 (dp, info);
13532       if (dp != NULL && putop (dp->name, sizeflag) == 0)
13533         {
13534           get_sib (info, sizeflag);
13535           for (i = 0; i < MAX_OPERANDS; ++i)
13536             {
13537               obufp = op_out[i];
13538               op_ad = MAX_OPERANDS - 1 - i;
13539               if (dp->op[i].rtn)
13540                 (*dp->op[i].rtn) (dp->op[i].bytemode, sizeflag);
13541               /* For EVEX instruction after the last operand masking
13542                  should be printed.  */
13543               if (i == 0 && vex.evex)
13544                 {
13545                   /* Don't print {%k0}.  */
13546                   if (vex.mask_register_specifier)
13547                     {
13548                       oappend ("{");
13549                       oappend (names_mask[vex.mask_register_specifier]);
13550                       oappend ("}");
13551                     }
13552                   if (vex.zeroing)
13553                     oappend ("{z}");
13554                 }
13555             }
13556         }
13557     }
13558
13559   /* Check if the REX prefix is used.  */
13560   if (rex_ignored == 0 && (rex ^ rex_used) == 0 && last_rex_prefix >= 0)
13561     all_prefixes[last_rex_prefix] = 0;
13562
13563   /* Check if the SEG prefix is used.  */
13564   if ((prefixes & (PREFIX_CS | PREFIX_SS | PREFIX_DS | PREFIX_ES
13565                    | PREFIX_FS | PREFIX_GS)) != 0
13566       && (used_prefixes & active_seg_prefix) != 0)
13567     all_prefixes[last_seg_prefix] = 0;
13568
13569   /* Check if the ADDR prefix is used.  */
13570   if ((prefixes & PREFIX_ADDR) != 0
13571       && (used_prefixes & PREFIX_ADDR) != 0)
13572     all_prefixes[last_addr_prefix] = 0;
13573
13574   /* Check if the DATA prefix is used.  */
13575   if ((prefixes & PREFIX_DATA) != 0
13576       && (used_prefixes & PREFIX_DATA) != 0)
13577     all_prefixes[last_data_prefix] = 0;
13578
13579   /* Print the extra prefixes.  */
13580   prefix_length = 0;
13581   for (i = 0; i < (int) ARRAY_SIZE (all_prefixes); i++)
13582     if (all_prefixes[i])
13583       {
13584         const char *name;
13585         name = prefix_name (all_prefixes[i], orig_sizeflag);
13586         if (name == NULL)
13587           abort ();
13588         prefix_length += strlen (name) + 1;
13589         (*info->fprintf_func) (info->stream, "%s ", name);
13590       }
13591
13592   /* If the mandatory PREFIX_REPZ/PREFIX_REPNZ/PREFIX_DATA prefix is
13593      unused, opcode is invalid.  Since the PREFIX_DATA prefix may be
13594      used by putop and MMX/SSE operand and may be overriden by the
13595      PREFIX_REPZ/PREFIX_REPNZ fix, we check the PREFIX_DATA prefix
13596      separately.  */
13597   if (dp->prefix_requirement == PREFIX_OPCODE
13598       && dp != &bad_opcode
13599       && (((prefixes
13600             & (PREFIX_REPZ | PREFIX_REPNZ)) != 0
13601            && (used_prefixes
13602                & (PREFIX_REPZ | PREFIX_REPNZ)) == 0)
13603           || ((((prefixes
13604                  & (PREFIX_REPZ | PREFIX_REPNZ | PREFIX_DATA))
13605                 == PREFIX_DATA)
13606                && (used_prefixes & PREFIX_DATA) == 0))))
13607     {
13608       (*info->fprintf_func) (info->stream, "(bad)");
13609       return end_codep - priv.the_buffer;
13610     }
13611
13612   /* Check maximum code length.  */
13613   if ((codep - start_codep) > MAX_CODE_LENGTH)
13614     {
13615       (*info->fprintf_func) (info->stream, "(bad)");
13616       return MAX_CODE_LENGTH;
13617     }
13618
13619   obufp = mnemonicendp;
13620   for (i = strlen (obuf) + prefix_length; i < 6; i++)
13621     oappend (" ");
13622   oappend (" ");
13623   (*info->fprintf_func) (info->stream, "%s", obuf);
13624
13625   /* The enter and bound instructions are printed with operands in the same
13626      order as the intel book; everything else is printed in reverse order.  */
13627   if (intel_syntax || two_source_ops)
13628     {
13629       bfd_vma riprel;
13630
13631       for (i = 0; i < MAX_OPERANDS; ++i)
13632         op_txt[i] = op_out[i];
13633
13634       if (intel_syntax && dp && dp->op[2].rtn == OP_Rounding
13635           && dp->op[3].rtn == OP_E && dp->op[4].rtn == NULL)
13636         {
13637           op_txt[2] = op_out[3];
13638           op_txt[3] = op_out[2];
13639         }
13640
13641       for (i = 0; i < (MAX_OPERANDS >> 1); ++i)
13642         {
13643           op_ad = op_index[i];
13644           op_index[i] = op_index[MAX_OPERANDS - 1 - i];
13645           op_index[MAX_OPERANDS - 1 - i] = op_ad;
13646           riprel = op_riprel[i];
13647           op_riprel[i] = op_riprel [MAX_OPERANDS - 1 - i];
13648           op_riprel[MAX_OPERANDS - 1 - i] = riprel;
13649         }
13650     }
13651   else
13652     {
13653       for (i = 0; i < MAX_OPERANDS; ++i)
13654         op_txt[MAX_OPERANDS - 1 - i] = op_out[i];
13655     }
13656
13657   needcomma = 0;
13658   for (i = 0; i < MAX_OPERANDS; ++i)
13659     if (*op_txt[i])
13660       {
13661         if (needcomma)
13662           (*info->fprintf_func) (info->stream, ",");
13663         if (op_index[i] != -1 && !op_riprel[i])
13664           (*info->print_address_func) ((bfd_vma) op_address[op_index[i]], info);
13665         else
13666           (*info->fprintf_func) (info->stream, "%s", op_txt[i]);
13667         needcomma = 1;
13668       }
13669
13670   for (i = 0; i < MAX_OPERANDS; i++)
13671     if (op_index[i] != -1 && op_riprel[i])
13672       {
13673         (*info->fprintf_func) (info->stream, "        # ");
13674         (*info->print_address_func) ((bfd_vma) (start_pc + (codep - start_codep)
13675                                                 + op_address[op_index[i]]), info);
13676         break;
13677       }
13678   return codep - priv.the_buffer;
13679 }
13680
13681 static const char *float_mem[] = {
13682   /* d8 */
13683   "fadd{s|}",
13684   "fmul{s|}",
13685   "fcom{s|}",
13686   "fcomp{s|}",
13687   "fsub{s|}",
13688   "fsubr{s|}",
13689   "fdiv{s|}",
13690   "fdivr{s|}",
13691   /* d9 */
13692   "fld{s|}",
13693   "(bad)",
13694   "fst{s|}",
13695   "fstp{s|}",
13696   "fldenvIC",
13697   "fldcw",
13698   "fNstenvIC",
13699   "fNstcw",
13700   /* da */
13701   "fiadd{l|}",
13702   "fimul{l|}",
13703   "ficom{l|}",
13704   "ficomp{l|}",
13705   "fisub{l|}",
13706   "fisubr{l|}",
13707   "fidiv{l|}",
13708   "fidivr{l|}",
13709   /* db */
13710   "fild{l|}",
13711   "fisttp{l|}",
13712   "fist{l|}",
13713   "fistp{l|}",
13714   "(bad)",
13715   "fld{t||t|}",
13716   "(bad)",
13717   "fstp{t||t|}",
13718   /* dc */
13719   "fadd{l|}",
13720   "fmul{l|}",
13721   "fcom{l|}",
13722   "fcomp{l|}",
13723   "fsub{l|}",
13724   "fsubr{l|}",
13725   "fdiv{l|}",
13726   "fdivr{l|}",
13727   /* dd */
13728   "fld{l|}",
13729   "fisttp{ll|}",
13730   "fst{l||}",
13731   "fstp{l|}",
13732   "frstorIC",
13733   "(bad)",
13734   "fNsaveIC",
13735   "fNstsw",
13736   /* de */
13737   "fiadd",
13738   "fimul",
13739   "ficom",
13740   "ficomp",
13741   "fisub",
13742   "fisubr",
13743   "fidiv",
13744   "fidivr",
13745   /* df */
13746   "fild",
13747   "fisttp",
13748   "fist",
13749   "fistp",
13750   "fbld",
13751   "fild{ll|}",
13752   "fbstp",
13753   "fistp{ll|}",
13754 };
13755
13756 static const unsigned char float_mem_mode[] = {
13757   /* d8 */
13758   d_mode,
13759   d_mode,
13760   d_mode,
13761   d_mode,
13762   d_mode,
13763   d_mode,
13764   d_mode,
13765   d_mode,
13766   /* d9 */
13767   d_mode,
13768   0,
13769   d_mode,
13770   d_mode,
13771   0,
13772   w_mode,
13773   0,
13774   w_mode,
13775   /* da */
13776   d_mode,
13777   d_mode,
13778   d_mode,
13779   d_mode,
13780   d_mode,
13781   d_mode,
13782   d_mode,
13783   d_mode,
13784   /* db */
13785   d_mode,
13786   d_mode,
13787   d_mode,
13788   d_mode,
13789   0,
13790   t_mode,
13791   0,
13792   t_mode,
13793   /* dc */
13794   q_mode,
13795   q_mode,
13796   q_mode,
13797   q_mode,
13798   q_mode,
13799   q_mode,
13800   q_mode,
13801   q_mode,
13802   /* dd */
13803   q_mode,
13804   q_mode,
13805   q_mode,
13806   q_mode,
13807   0,
13808   0,
13809   0,
13810   w_mode,
13811   /* de */
13812   w_mode,
13813   w_mode,
13814   w_mode,
13815   w_mode,
13816   w_mode,
13817   w_mode,
13818   w_mode,
13819   w_mode,
13820   /* df */
13821   w_mode,
13822   w_mode,
13823   w_mode,
13824   w_mode,
13825   t_mode,
13826   q_mode,
13827   t_mode,
13828   q_mode
13829 };
13830
13831 #define ST { OP_ST, 0 }
13832 #define STi { OP_STi, 0 }
13833
13834 #define FGRPd9_2 NULL, { { NULL, 0 } }, 0
13835 #define FGRPd9_4 NULL, { { NULL, 1 } }, 0
13836 #define FGRPd9_5 NULL, { { NULL, 2 } }, 0
13837 #define FGRPd9_6 NULL, { { NULL, 3 } }, 0
13838 #define FGRPd9_7 NULL, { { NULL, 4 } }, 0
13839 #define FGRPda_5 NULL, { { NULL, 5 } }, 0
13840 #define FGRPdb_4 NULL, { { NULL, 6 } }, 0
13841 #define FGRPde_3 NULL, { { NULL, 7 } }, 0
13842 #define FGRPdf_4 NULL, { { NULL, 8 } }, 0
13843
13844 static const struct dis386 float_reg[][8] = {
13845   /* d8 */
13846   {
13847     { "fadd",   { ST, STi }, 0 },
13848     { "fmul",   { ST, STi }, 0 },
13849     { "fcom",   { STi }, 0 },
13850     { "fcomp",  { STi }, 0 },
13851     { "fsub",   { ST, STi }, 0 },
13852     { "fsubr",  { ST, STi }, 0 },
13853     { "fdiv",   { ST, STi }, 0 },
13854     { "fdivr",  { ST, STi }, 0 },
13855   },
13856   /* d9 */
13857   {
13858     { "fld",    { STi }, 0 },
13859     { "fxch",   { STi }, 0 },
13860     { FGRPd9_2 },
13861     { Bad_Opcode },
13862     { FGRPd9_4 },
13863     { FGRPd9_5 },
13864     { FGRPd9_6 },
13865     { FGRPd9_7 },
13866   },
13867   /* da */
13868   {
13869     { "fcmovb", { ST, STi }, 0 },
13870     { "fcmove", { ST, STi }, 0 },
13871     { "fcmovbe",{ ST, STi }, 0 },
13872     { "fcmovu", { ST, STi }, 0 },
13873     { Bad_Opcode },
13874     { FGRPda_5 },
13875     { Bad_Opcode },
13876     { Bad_Opcode },
13877   },
13878   /* db */
13879   {
13880     { "fcmovnb",{ ST, STi }, 0 },
13881     { "fcmovne",{ ST, STi }, 0 },
13882     { "fcmovnbe",{ ST, STi }, 0 },
13883     { "fcmovnu",{ ST, STi }, 0 },
13884     { FGRPdb_4 },
13885     { "fucomi", { ST, STi }, 0 },
13886     { "fcomi",  { ST, STi }, 0 },
13887     { Bad_Opcode },
13888   },
13889   /* dc */
13890   {
13891     { "fadd",   { STi, ST }, 0 },
13892     { "fmul",   { STi, ST }, 0 },
13893     { Bad_Opcode },
13894     { Bad_Opcode },
13895     { "fsub!M", { STi, ST }, 0 },
13896     { "fsubM",  { STi, ST }, 0 },
13897     { "fdiv!M", { STi, ST }, 0 },
13898     { "fdivM",  { STi, ST }, 0 },
13899   },
13900   /* dd */
13901   {
13902     { "ffree",  { STi }, 0 },
13903     { Bad_Opcode },
13904     { "fst",    { STi }, 0 },
13905     { "fstp",   { STi }, 0 },
13906     { "fucom",  { STi }, 0 },
13907     { "fucomp", { STi }, 0 },
13908     { Bad_Opcode },
13909     { Bad_Opcode },
13910   },
13911   /* de */
13912   {
13913     { "faddp",  { STi, ST }, 0 },
13914     { "fmulp",  { STi, ST }, 0 },
13915     { Bad_Opcode },
13916     { FGRPde_3 },
13917     { "fsub!Mp", { STi, ST }, 0 },
13918     { "fsubMp", { STi, ST }, 0 },
13919     { "fdiv!Mp", { STi, ST }, 0 },
13920     { "fdivMp", { STi, ST }, 0 },
13921   },
13922   /* df */
13923   {
13924     { "ffreep", { STi }, 0 },
13925     { Bad_Opcode },
13926     { Bad_Opcode },
13927     { Bad_Opcode },
13928     { FGRPdf_4 },
13929     { "fucomip", { ST, STi }, 0 },
13930     { "fcomip", { ST, STi }, 0 },
13931     { Bad_Opcode },
13932   },
13933 };
13934
13935 static char *fgrps[][8] = {
13936   /* d9_2  0 */
13937   {
13938     "fnop","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
13939   },
13940
13941   /* d9_4  1 */
13942   {
13943     "fchs","fabs","(bad)","(bad)","ftst","fxam","(bad)","(bad)",
13944   },
13945
13946   /* d9_5  2 */
13947   {
13948     "fld1","fldl2t","fldl2e","fldpi","fldlg2","fldln2","fldz","(bad)",
13949   },
13950
13951   /* d9_6  3 */
13952   {
13953     "f2xm1","fyl2x","fptan","fpatan","fxtract","fprem1","fdecstp","fincstp",
13954   },
13955
13956   /* d9_7  4 */
13957   {
13958     "fprem","fyl2xp1","fsqrt","fsincos","frndint","fscale","fsin","fcos",
13959   },
13960
13961   /* da_5  5 */
13962   {
13963     "(bad)","fucompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
13964   },
13965
13966   /* db_4  6 */
13967   {
13968     "fNeni(8087 only)","fNdisi(8087 only)","fNclex","fNinit",
13969     "fNsetpm(287 only)","frstpm(287 only)","(bad)","(bad)",
13970   },
13971
13972   /* de_3  7 */
13973   {
13974     "(bad)","fcompp","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
13975   },
13976
13977   /* df_4  8 */
13978   {
13979     "fNstsw","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)","(bad)",
13980   },
13981 };
13982
13983 static void
13984 swap_operand (void)
13985 {
13986   mnemonicendp[0] = '.';
13987   mnemonicendp[1] = 's';
13988   mnemonicendp += 2;
13989 }
13990
13991 static void
13992 OP_Skip_MODRM (int bytemode ATTRIBUTE_UNUSED,
13993                int sizeflag ATTRIBUTE_UNUSED)
13994 {
13995   /* Skip mod/rm byte.  */
13996   MODRM_CHECK;
13997   codep++;
13998 }
13999
14000 static void
14001 dofloat (int sizeflag)
14002 {
14003   const struct dis386 *dp;
14004   unsigned char floatop;
14005
14006   floatop = codep[-1];
14007
14008   if (modrm.mod != 3)
14009     {
14010       int fp_indx = (floatop - 0xd8) * 8 + modrm.reg;
14011
14012       putop (float_mem[fp_indx], sizeflag);
14013       obufp = op_out[0];
14014       op_ad = 2;
14015       OP_E (float_mem_mode[fp_indx], sizeflag);
14016       return;
14017     }
14018   /* Skip mod/rm byte.  */
14019   MODRM_CHECK;
14020   codep++;
14021
14022   dp = &float_reg[floatop - 0xd8][modrm.reg];
14023   if (dp->name == NULL)
14024     {
14025       putop (fgrps[dp->op[0].bytemode][modrm.rm], sizeflag);
14026
14027       /* Instruction fnstsw is only one with strange arg.  */
14028       if (floatop == 0xdf && codep[-1] == 0xe0)
14029         strcpy (op_out[0], names16[0]);
14030     }
14031   else
14032     {
14033       putop (dp->name, sizeflag);
14034
14035       obufp = op_out[0];
14036       op_ad = 2;
14037       if (dp->op[0].rtn)
14038         (*dp->op[0].rtn) (dp->op[0].bytemode, sizeflag);
14039
14040       obufp = op_out[1];
14041       op_ad = 1;
14042       if (dp->op[1].rtn)
14043         (*dp->op[1].rtn) (dp->op[1].bytemode, sizeflag);
14044     }
14045 }
14046
14047 /* Like oappend (below), but S is a string starting with '%'.
14048    In Intel syntax, the '%' is elided.  */
14049 static void
14050 oappend_maybe_intel (const char *s)
14051 {
14052   oappend (s + intel_syntax);
14053 }
14054
14055 static void
14056 OP_ST (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
14057 {
14058   oappend_maybe_intel ("%st");
14059 }
14060
14061 static void
14062 OP_STi (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
14063 {
14064   sprintf (scratchbuf, "%%st(%d)", modrm.rm);
14065   oappend_maybe_intel (scratchbuf);
14066 }
14067
14068 /* Capital letters in template are macros.  */
14069 static int
14070 putop (const char *in_template, int sizeflag)
14071 {
14072   const char *p;
14073   int alt = 0;
14074   int cond = 1;
14075   unsigned int l = 0, len = 1;
14076   char last[4];
14077
14078 #define SAVE_LAST(c)                    \
14079   if (l < len && l < sizeof (last))     \
14080     last[l++] = c;                      \
14081   else                                  \
14082     abort ();
14083
14084   for (p = in_template; *p; p++)
14085     {
14086       switch (*p)
14087         {
14088         default:
14089           *obufp++ = *p;
14090           break;
14091         case '%':
14092           len++;
14093           break;
14094         case '!':
14095           cond = 0;
14096           break;
14097         case '{':
14098           if (intel_syntax)
14099             {
14100               while (*++p != '|')
14101                 if (*p == '}' || *p == '\0')
14102                   abort ();
14103             }
14104           /* Fall through.  */
14105         case 'I':
14106           alt = 1;
14107           continue;
14108         case '|':
14109           while (*++p != '}')
14110             {
14111               if (*p == '\0')
14112                 abort ();
14113             }
14114           break;
14115         case '}':
14116           break;
14117         case 'A':
14118           if (intel_syntax)
14119             break;
14120           if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS))
14121             *obufp++ = 'b';
14122           break;
14123         case 'B':
14124           if (l == 0 && len == 1)
14125             {
14126 case_B:
14127               if (intel_syntax)
14128                 break;
14129               if (sizeflag & SUFFIX_ALWAYS)
14130                 *obufp++ = 'b';
14131             }
14132           else
14133             {
14134               if (l != 1
14135                   || len != 2
14136                   || last[0] != 'L')
14137                 {
14138                   SAVE_LAST (*p);
14139                   break;
14140                 }
14141
14142               if (address_mode == mode_64bit
14143                   && !(prefixes & PREFIX_ADDR))
14144                 {
14145                   *obufp++ = 'a';
14146                   *obufp++ = 'b';
14147                   *obufp++ = 's';
14148                 }
14149
14150               goto case_B;
14151             }
14152           break;
14153         case 'C':
14154           if (intel_syntax && !alt)
14155             break;
14156           if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS))
14157             {
14158               if (sizeflag & DFLAG)
14159                 *obufp++ = intel_syntax ? 'd' : 'l';
14160               else
14161                 *obufp++ = intel_syntax ? 'w' : 's';
14162               used_prefixes |= (prefixes & PREFIX_DATA);
14163             }
14164           break;
14165         case 'D':
14166           if (intel_syntax || !(sizeflag & SUFFIX_ALWAYS))
14167             break;
14168           USED_REX (REX_W);
14169           if (modrm.mod == 3)
14170             {
14171               if (rex & REX_W)
14172                 *obufp++ = 'q';
14173               else
14174                 {
14175                   if (sizeflag & DFLAG)
14176                     *obufp++ = intel_syntax ? 'd' : 'l';
14177                   else
14178                     *obufp++ = 'w';
14179                   used_prefixes |= (prefixes & PREFIX_DATA);
14180                 }
14181             }
14182           else
14183             *obufp++ = 'w';
14184           break;
14185         case 'E':               /* For jcxz/jecxz */
14186           if (address_mode == mode_64bit)
14187             {
14188               if (sizeflag & AFLAG)
14189                 *obufp++ = 'r';
14190               else
14191                 *obufp++ = 'e';
14192             }
14193           else
14194             if (sizeflag & AFLAG)
14195               *obufp++ = 'e';
14196           used_prefixes |= (prefixes & PREFIX_ADDR);
14197           break;
14198         case 'F':
14199           if (intel_syntax)
14200             break;
14201           if ((prefixes & PREFIX_ADDR) || (sizeflag & SUFFIX_ALWAYS))
14202             {
14203               if (sizeflag & AFLAG)
14204                 *obufp++ = address_mode == mode_64bit ? 'q' : 'l';
14205               else
14206                 *obufp++ = address_mode == mode_64bit ? 'l' : 'w';
14207               used_prefixes |= (prefixes & PREFIX_ADDR);
14208             }
14209           break;
14210         case 'G':
14211           if (intel_syntax || (obufp[-1] != 's' && !(sizeflag & SUFFIX_ALWAYS)))
14212             break;
14213           if ((rex & REX_W) || (sizeflag & DFLAG))
14214             *obufp++ = 'l';
14215           else
14216             *obufp++ = 'w';
14217           if (!(rex & REX_W))
14218             used_prefixes |= (prefixes & PREFIX_DATA);
14219           break;
14220         case 'H':
14221           if (intel_syntax)
14222             break;
14223           if ((prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_CS
14224               || (prefixes & (PREFIX_CS | PREFIX_DS)) == PREFIX_DS)
14225             {
14226               used_prefixes |= prefixes & (PREFIX_CS | PREFIX_DS);
14227               *obufp++ = ',';
14228               *obufp++ = 'p';
14229               if (prefixes & PREFIX_DS)
14230                 *obufp++ = 't';
14231               else
14232                 *obufp++ = 'n';
14233             }
14234           break;
14235         case 'J':
14236           if (intel_syntax)
14237             break;
14238           *obufp++ = 'l';
14239           break;
14240         case 'K':
14241           USED_REX (REX_W);
14242           if (rex & REX_W)
14243             *obufp++ = 'q';
14244           else
14245             *obufp++ = 'd';
14246           break;
14247         case 'Z':
14248           if (l != 0 || len != 1)
14249             {
14250               if (l != 1 || len != 2 || last[0] != 'X')
14251                 {
14252                   SAVE_LAST (*p);
14253                   break;
14254                 }
14255               if (!need_vex || !vex.evex)
14256                 abort ();
14257               if (intel_syntax
14258                   || ((modrm.mod == 3 || vex.b) && !(sizeflag & SUFFIX_ALWAYS)))
14259                 break;
14260               switch (vex.length)
14261                 {
14262                 case 128:
14263                   *obufp++ = 'x';
14264                   break;
14265                 case 256:
14266                   *obufp++ = 'y';
14267                   break;
14268                 case 512:
14269                   *obufp++ = 'z';
14270                   break;
14271                 default:
14272                   abort ();
14273                 }
14274               break;
14275             }
14276           if (intel_syntax)
14277             break;
14278           if (address_mode == mode_64bit && (sizeflag & SUFFIX_ALWAYS))
14279             {
14280               *obufp++ = 'q';
14281               break;
14282             }
14283           /* Fall through.  */
14284           goto case_L;
14285         case 'L':
14286           if (l != 0 || len != 1)
14287             {
14288               SAVE_LAST (*p);
14289               break;
14290             }
14291 case_L:
14292           if (intel_syntax)
14293             break;
14294           if (sizeflag & SUFFIX_ALWAYS)
14295             *obufp++ = 'l';
14296           break;
14297         case 'M':
14298           if (intel_mnemonic != cond)
14299             *obufp++ = 'r';
14300           break;
14301         case 'N':
14302           if ((prefixes & PREFIX_FWAIT) == 0)
14303             *obufp++ = 'n';
14304           else
14305             used_prefixes |= PREFIX_FWAIT;
14306           break;
14307         case 'O':
14308           USED_REX (REX_W);
14309           if (rex & REX_W)
14310             *obufp++ = 'o';
14311           else if (intel_syntax && (sizeflag & DFLAG))
14312             *obufp++ = 'q';
14313           else
14314             *obufp++ = 'd';
14315           if (!(rex & REX_W))
14316             used_prefixes |= (prefixes & PREFIX_DATA);
14317           break;
14318         case '&':
14319           if (!intel_syntax
14320               && address_mode == mode_64bit
14321               && isa64 == intel64)
14322             {
14323               *obufp++ = 'q';
14324               break;
14325             }
14326           /* Fall through.  */
14327         case 'T':
14328           if (!intel_syntax
14329               && address_mode == mode_64bit
14330               && ((sizeflag & DFLAG) || (rex & REX_W)))
14331             {
14332               *obufp++ = 'q';
14333               break;
14334             }
14335           /* Fall through.  */
14336           goto case_P;
14337         case 'P':
14338           if (l == 0 && len == 1)
14339             {
14340 case_P:
14341               if (intel_syntax)
14342                 {
14343                   if ((rex & REX_W) == 0
14344                       && (prefixes & PREFIX_DATA))
14345                     {
14346                       if ((sizeflag & DFLAG) == 0)
14347                         *obufp++ = 'w';
14348                       used_prefixes |= (prefixes & PREFIX_DATA);
14349                     }
14350                   break;
14351                 }
14352               if ((prefixes & PREFIX_DATA)
14353                   || (rex & REX_W)
14354                   || (sizeflag & SUFFIX_ALWAYS))
14355                 {
14356                   USED_REX (REX_W);
14357                   if (rex & REX_W)
14358                     *obufp++ = 'q';
14359                   else
14360                     {
14361                       if (sizeflag & DFLAG)
14362                         *obufp++ = 'l';
14363                       else
14364                         *obufp++ = 'w';
14365                       used_prefixes |= (prefixes & PREFIX_DATA);
14366                     }
14367                 }
14368             }
14369           else
14370             {
14371               if (l != 1 || len != 2 || last[0] != 'L')
14372                 {
14373                   SAVE_LAST (*p);
14374                   break;
14375                 }
14376
14377               if ((prefixes & PREFIX_DATA)
14378                   || (rex & REX_W)
14379                   || (sizeflag & SUFFIX_ALWAYS))
14380                 {
14381                   USED_REX (REX_W);
14382                   if (rex & REX_W)
14383                     *obufp++ = 'q';
14384                   else
14385                     {
14386                       if (sizeflag & DFLAG)
14387                         *obufp++ = intel_syntax ? 'd' : 'l';
14388                       else
14389                         *obufp++ = 'w';
14390                       used_prefixes |= (prefixes & PREFIX_DATA);
14391                     }
14392                 }
14393             }
14394           break;
14395         case 'U':
14396           if (intel_syntax)
14397             break;
14398           if (address_mode == mode_64bit
14399               && ((sizeflag & DFLAG) || (rex & REX_W)))
14400             {
14401               if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS))
14402                 *obufp++ = 'q';
14403               break;
14404             }
14405           /* Fall through.  */
14406           goto case_Q;
14407         case 'Q':
14408           if (l == 0 && len == 1)
14409             {
14410 case_Q:
14411               if (intel_syntax && !alt)
14412                 break;
14413               USED_REX (REX_W);
14414               if (modrm.mod != 3 || (sizeflag & SUFFIX_ALWAYS))
14415                 {
14416                   if (rex & REX_W)
14417                     *obufp++ = 'q';
14418                   else
14419                     {
14420                       if (sizeflag & DFLAG)
14421                         *obufp++ = intel_syntax ? 'd' : 'l';
14422                       else
14423                         *obufp++ = 'w';
14424                       used_prefixes |= (prefixes & PREFIX_DATA);
14425                     }
14426                 }
14427             }
14428           else
14429             {
14430               if (l != 1 || len != 2 || last[0] != 'L')
14431                 {
14432                   SAVE_LAST (*p);
14433                   break;
14434                 }
14435               if (intel_syntax
14436                   || (modrm.mod == 3 && !(sizeflag & SUFFIX_ALWAYS)))
14437                 break;
14438               if ((rex & REX_W))
14439                 {
14440                   USED_REX (REX_W);
14441                   *obufp++ = 'q';
14442                 }
14443               else
14444                 *obufp++ = 'l';
14445             }
14446           break;
14447         case 'R':
14448           USED_REX (REX_W);
14449           if (rex & REX_W)
14450             *obufp++ = 'q';
14451           else if (sizeflag & DFLAG)
14452             {
14453               if (intel_syntax)
14454                   *obufp++ = 'd';
14455               else
14456                   *obufp++ = 'l';
14457             }
14458           else
14459             *obufp++ = 'w';
14460           if (intel_syntax && !p[1]
14461               && ((rex & REX_W) || (sizeflag & DFLAG)))
14462             *obufp++ = 'e';
14463           if (!(rex & REX_W))
14464             used_prefixes |= (prefixes & PREFIX_DATA);
14465           break;
14466         case 'V':
14467           if (l == 0 && len == 1)
14468             {
14469               if (intel_syntax)
14470                 break;
14471               if (address_mode == mode_64bit
14472                   && ((sizeflag & DFLAG) || (rex & REX_W)))
14473                 {
14474                   if (sizeflag & SUFFIX_ALWAYS)
14475                     *obufp++ = 'q';
14476                   break;
14477                 }
14478             }
14479           else
14480             {
14481               if (l != 1
14482                   || len != 2
14483                   || last[0] != 'L')
14484                 {
14485                   SAVE_LAST (*p);
14486                   break;
14487                 }
14488
14489               if (rex & REX_W)
14490                 {
14491                   *obufp++ = 'a';
14492                   *obufp++ = 'b';
14493                   *obufp++ = 's';
14494                 }
14495             }
14496           /* Fall through.  */
14497           goto case_S;
14498         case 'S':
14499           if (l == 0 && len == 1)
14500             {
14501 case_S:
14502               if (intel_syntax)
14503                 break;
14504               if (sizeflag & SUFFIX_ALWAYS)
14505                 {
14506                   if (rex & REX_W)
14507                     *obufp++ = 'q';
14508                   else
14509                     {
14510                       if (sizeflag & DFLAG)
14511                         *obufp++ = 'l';
14512                       else
14513                         *obufp++ = 'w';
14514                       used_prefixes |= (prefixes & PREFIX_DATA);
14515                     }
14516                 }
14517             }
14518           else
14519             {
14520               if (l != 1
14521                   || len != 2
14522                   || last[0] != 'L')
14523                 {
14524                   SAVE_LAST (*p);
14525                   break;
14526                 }
14527
14528               if (address_mode == mode_64bit
14529                   && !(prefixes & PREFIX_ADDR))
14530                 {
14531                   *obufp++ = 'a';
14532                   *obufp++ = 'b';
14533                   *obufp++ = 's';
14534                 }
14535
14536               goto case_S;
14537             }
14538           break;
14539         case 'X':
14540           if (l != 0 || len != 1)
14541             {
14542               SAVE_LAST (*p);
14543               break;
14544             }
14545           if (need_vex && vex.prefix)
14546             {
14547               if (vex.prefix == DATA_PREFIX_OPCODE)
14548                 *obufp++ = 'd';
14549               else
14550                 *obufp++ = 's';
14551             }
14552           else
14553             {
14554               if (prefixes & PREFIX_DATA)
14555                 *obufp++ = 'd';
14556               else
14557                 *obufp++ = 's';
14558               used_prefixes |= (prefixes & PREFIX_DATA);
14559             }
14560           break;
14561         case 'Y':
14562           if (l == 0 && len == 1)
14563             {
14564               if (intel_syntax || !(sizeflag & SUFFIX_ALWAYS))
14565                 break;
14566               if (rex & REX_W)
14567                 {
14568                   USED_REX (REX_W);
14569                   *obufp++ = 'q';
14570                 }
14571               break;
14572             }
14573           else
14574             {
14575               if (l != 1 || len != 2 || last[0] != 'X')
14576                 {
14577                   SAVE_LAST (*p);
14578                   break;
14579                 }
14580               if (!need_vex)
14581                 abort ();
14582               if (intel_syntax
14583                   || ((modrm.mod == 3 || vex.b) && !(sizeflag & SUFFIX_ALWAYS)))
14584                 break;
14585               switch (vex.length)
14586                 {
14587                 case 128:
14588                   *obufp++ = 'x';
14589                   break;
14590                 case 256:
14591                   *obufp++ = 'y';
14592                   break;
14593                 case 512:
14594                   if (!vex.evex)
14595                 default:
14596                     abort ();
14597                 }
14598             }
14599           break;
14600         case 'W':
14601           if (l == 0 && len == 1)
14602             {
14603               /* operand size flag for cwtl, cbtw */
14604               USED_REX (REX_W);
14605               if (rex & REX_W)
14606                 {
14607                   if (intel_syntax)
14608                     *obufp++ = 'd';
14609                   else
14610                     *obufp++ = 'l';
14611                 }
14612               else if (sizeflag & DFLAG)
14613                 *obufp++ = 'w';
14614               else
14615                 *obufp++ = 'b';
14616               if (!(rex & REX_W))
14617                 used_prefixes |= (prefixes & PREFIX_DATA);
14618             }
14619           else
14620             {
14621               if (l != 1
14622                   || len != 2
14623                   || (last[0] != 'X'
14624                       && last[0] != 'L'))
14625                 {
14626                   SAVE_LAST (*p);
14627                   break;
14628                 }
14629               if (!need_vex)
14630                 abort ();
14631               if (last[0] == 'X')
14632                 *obufp++ = vex.w ? 'd': 's';
14633               else
14634                 *obufp++ = vex.w ? 'q': 'd';
14635             }
14636           break;
14637         case '^':
14638           if (intel_syntax)
14639             break;
14640           if ((prefixes & PREFIX_DATA) || (sizeflag & SUFFIX_ALWAYS))
14641             {
14642               if (sizeflag & DFLAG)
14643                 *obufp++ = 'l';
14644               else
14645                 *obufp++ = 'w';
14646               used_prefixes |= (prefixes & PREFIX_DATA);
14647             }
14648           break;
14649         case '@':
14650           if (intel_syntax)
14651             break;
14652           if (address_mode == mode_64bit
14653               && (isa64 == intel64
14654                   || ((sizeflag & DFLAG) || (rex & REX_W))))
14655               *obufp++ = 'q';
14656           else if ((prefixes & PREFIX_DATA))
14657             {
14658               if (!(sizeflag & DFLAG))
14659                 *obufp++ = 'w';
14660               used_prefixes |= (prefixes & PREFIX_DATA);
14661             }
14662           break;
14663         }
14664       alt = 0;
14665     }
14666   *obufp = 0;
14667   mnemonicendp = obufp;
14668   return 0;
14669 }
14670
14671 static void
14672 oappend (const char *s)
14673 {
14674   obufp = stpcpy (obufp, s);
14675 }
14676
14677 static void
14678 append_seg (void)
14679 {
14680   /* Only print the active segment register.  */
14681   if (!active_seg_prefix)
14682     return;
14683
14684   used_prefixes |= active_seg_prefix;
14685   switch (active_seg_prefix)
14686     {
14687     case PREFIX_CS:
14688       oappend_maybe_intel ("%cs:");
14689       break;
14690     case PREFIX_DS:
14691       oappend_maybe_intel ("%ds:");
14692       break;
14693     case PREFIX_SS:
14694       oappend_maybe_intel ("%ss:");
14695       break;
14696     case PREFIX_ES:
14697       oappend_maybe_intel ("%es:");
14698       break;
14699     case PREFIX_FS:
14700       oappend_maybe_intel ("%fs:");
14701       break;
14702     case PREFIX_GS:
14703       oappend_maybe_intel ("%gs:");
14704       break;
14705     default:
14706       break;
14707     }
14708 }
14709
14710 static void
14711 OP_indirE (int bytemode, int sizeflag)
14712 {
14713   if (!intel_syntax)
14714     oappend ("*");
14715   OP_E (bytemode, sizeflag);
14716 }
14717
14718 static void
14719 print_operand_value (char *buf, int hex, bfd_vma disp)
14720 {
14721   if (address_mode == mode_64bit)
14722     {
14723       if (hex)
14724         {
14725           char tmp[30];
14726           int i;
14727           buf[0] = '0';
14728           buf[1] = 'x';
14729           sprintf_vma (tmp, disp);
14730           for (i = 0; tmp[i] == '0' && tmp[i + 1]; i++);
14731           strcpy (buf + 2, tmp + i);
14732         }
14733       else
14734         {
14735           bfd_signed_vma v = disp;
14736           char tmp[30];
14737           int i;
14738           if (v < 0)
14739             {
14740               *(buf++) = '-';
14741               v = -disp;
14742               /* Check for possible overflow on 0x8000000000000000.  */
14743               if (v < 0)
14744                 {
14745                   strcpy (buf, "9223372036854775808");
14746                   return;
14747                 }
14748             }
14749           if (!v)
14750             {
14751               strcpy (buf, "0");
14752               return;
14753             }
14754
14755           i = 0;
14756           tmp[29] = 0;
14757           while (v)
14758             {
14759               tmp[28 - i] = (v % 10) + '0';
14760               v /= 10;
14761               i++;
14762             }
14763           strcpy (buf, tmp + 29 - i);
14764         }
14765     }
14766   else
14767     {
14768       if (hex)
14769         sprintf (buf, "0x%x", (unsigned int) disp);
14770       else
14771         sprintf (buf, "%d", (int) disp);
14772     }
14773 }
14774
14775 /* Put DISP in BUF as signed hex number.  */
14776
14777 static void
14778 print_displacement (char *buf, bfd_vma disp)
14779 {
14780   bfd_signed_vma val = disp;
14781   char tmp[30];
14782   int i, j = 0;
14783
14784   if (val < 0)
14785     {
14786       buf[j++] = '-';
14787       val = -disp;
14788
14789       /* Check for possible overflow.  */
14790       if (val < 0)
14791         {
14792           switch (address_mode)
14793             {
14794             case mode_64bit:
14795               strcpy (buf + j, "0x8000000000000000");
14796               break;
14797             case mode_32bit:
14798               strcpy (buf + j, "0x80000000");
14799               break;
14800             case mode_16bit:
14801               strcpy (buf + j, "0x8000");
14802               break;
14803             }
14804           return;
14805         }
14806     }
14807
14808   buf[j++] = '0';
14809   buf[j++] = 'x';
14810
14811   sprintf_vma (tmp, (bfd_vma) val);
14812   for (i = 0; tmp[i] == '0'; i++)
14813     continue;
14814   if (tmp[i] == '\0')
14815     i--;
14816   strcpy (buf + j, tmp + i);
14817 }
14818
14819 static void
14820 intel_operand_size (int bytemode, int sizeflag)
14821 {
14822   if (vex.evex
14823       && vex.b
14824       && (bytemode == x_mode
14825           || bytemode == evex_half_bcst_xmmq_mode))
14826     {
14827       if (vex.w)
14828         oappend ("QWORD PTR ");
14829       else
14830         oappend ("DWORD PTR ");
14831       return;
14832     }
14833   switch (bytemode)
14834     {
14835     case b_mode:
14836     case b_swap_mode:
14837     case dqb_mode:
14838     case db_mode:
14839       oappend ("BYTE PTR ");
14840       break;
14841     case w_mode:
14842     case dw_mode:
14843     case dqw_mode:
14844     case dqw_swap_mode:
14845       oappend ("WORD PTR ");
14846       break;
14847     case indir_v_mode:
14848       if (address_mode == mode_64bit && isa64 == intel64)
14849         {
14850           oappend ("QWORD PTR ");
14851           break;
14852         }
14853     case stack_v_mode:
14854       if (address_mode == mode_64bit && ((sizeflag & DFLAG) || (rex & REX_W)))
14855         {
14856           oappend ("QWORD PTR ");
14857           break;
14858         }
14859       /* FALLTHRU */
14860     case v_mode:
14861     case v_swap_mode:
14862     case dq_mode:
14863       USED_REX (REX_W);
14864       if (rex & REX_W)
14865         oappend ("QWORD PTR ");
14866       else
14867         {
14868           if ((sizeflag & DFLAG) || bytemode == dq_mode)
14869             oappend ("DWORD PTR ");
14870           else
14871             oappend ("WORD PTR ");
14872           used_prefixes |= (prefixes & PREFIX_DATA);
14873         }
14874       break;
14875     case z_mode:
14876       if ((rex & REX_W) || (sizeflag & DFLAG))
14877         *obufp++ = 'D';
14878       oappend ("WORD PTR ");
14879       if (!(rex & REX_W))
14880         used_prefixes |= (prefixes & PREFIX_DATA);
14881       break;
14882     case a_mode:
14883       if (sizeflag & DFLAG)
14884         oappend ("QWORD PTR ");
14885       else
14886         oappend ("DWORD PTR ");
14887       used_prefixes |= (prefixes & PREFIX_DATA);
14888       break;
14889     case d_mode:
14890     case d_scalar_mode:
14891     case d_scalar_swap_mode:
14892     case d_swap_mode:
14893     case dqd_mode:
14894       oappend ("DWORD PTR ");
14895       break;
14896     case q_mode:
14897     case q_scalar_mode:
14898     case q_scalar_swap_mode:
14899     case q_swap_mode:
14900       oappend ("QWORD PTR ");
14901       break;
14902     case m_mode:
14903       if (address_mode == mode_64bit)
14904         oappend ("QWORD PTR ");
14905       else
14906         oappend ("DWORD PTR ");
14907       break;
14908     case f_mode:
14909       if (sizeflag & DFLAG)
14910         oappend ("FWORD PTR ");
14911       else
14912         oappend ("DWORD PTR ");
14913       used_prefixes |= (prefixes & PREFIX_DATA);
14914       break;
14915     case t_mode:
14916       oappend ("TBYTE PTR ");
14917       break;
14918     case x_mode:
14919     case x_swap_mode:
14920     case evex_x_gscat_mode:
14921     case evex_x_nobcst_mode:
14922       if (need_vex)
14923         {
14924           switch (vex.length)
14925             {
14926             case 128:
14927               oappend ("XMMWORD PTR ");
14928               break;
14929             case 256:
14930               oappend ("YMMWORD PTR ");
14931               break;
14932             case 512:
14933               oappend ("ZMMWORD PTR ");
14934               break;
14935             default:
14936               abort ();
14937             }
14938         }
14939       else
14940         oappend ("XMMWORD PTR ");
14941       break;
14942     case xmm_mode:
14943       oappend ("XMMWORD PTR ");
14944       break;
14945     case ymm_mode:
14946       oappend ("YMMWORD PTR ");
14947       break;
14948     case xmmq_mode:
14949     case evex_half_bcst_xmmq_mode:
14950       if (!need_vex)
14951         abort ();
14952
14953       switch (vex.length)
14954         {
14955         case 128:
14956           oappend ("QWORD PTR ");
14957           break;
14958         case 256:
14959           oappend ("XMMWORD PTR ");
14960           break;
14961         case 512:
14962           oappend ("YMMWORD PTR ");
14963           break;
14964         default:
14965           abort ();
14966         }
14967       break;
14968     case xmm_mb_mode:
14969       if (!need_vex)
14970         abort ();
14971
14972       switch (vex.length)
14973         {
14974         case 128:
14975         case 256:
14976         case 512:
14977           oappend ("BYTE PTR ");
14978           break;
14979         default:
14980           abort ();
14981         }
14982       break;
14983     case xmm_mw_mode:
14984       if (!need_vex)
14985         abort ();
14986
14987       switch (vex.length)
14988         {
14989         case 128:
14990         case 256:
14991         case 512:
14992           oappend ("WORD PTR ");
14993           break;
14994         default:
14995           abort ();
14996         }
14997       break;
14998     case xmm_md_mode:
14999       if (!need_vex)
15000         abort ();
15001
15002       switch (vex.length)
15003         {
15004         case 128:
15005         case 256:
15006         case 512:
15007           oappend ("DWORD PTR ");
15008           break;
15009         default:
15010           abort ();
15011         }
15012       break;
15013     case xmm_mq_mode:
15014       if (!need_vex)
15015         abort ();
15016
15017       switch (vex.length)
15018         {
15019         case 128:
15020         case 256:
15021         case 512:
15022           oappend ("QWORD PTR ");
15023           break;
15024         default:
15025           abort ();
15026         }
15027       break;
15028     case xmmdw_mode:
15029       if (!need_vex)
15030         abort ();
15031
15032       switch (vex.length)
15033         {
15034         case 128:
15035           oappend ("WORD PTR ");
15036           break;
15037         case 256:
15038           oappend ("DWORD PTR ");
15039           break;
15040         case 512:
15041           oappend ("QWORD PTR ");
15042           break;
15043         default:
15044           abort ();
15045         }
15046       break;
15047     case xmmqd_mode:
15048       if (!need_vex)
15049         abort ();
15050
15051       switch (vex.length)
15052         {
15053         case 128:
15054           oappend ("DWORD PTR ");
15055           break;
15056         case 256:
15057           oappend ("QWORD PTR ");
15058           break;
15059         case 512:
15060           oappend ("XMMWORD PTR ");
15061           break;
15062         default:
15063           abort ();
15064         }
15065       break;
15066     case ymmq_mode:
15067       if (!need_vex)
15068         abort ();
15069
15070       switch (vex.length)
15071         {
15072         case 128:
15073           oappend ("QWORD PTR ");
15074           break;
15075         case 256:
15076           oappend ("YMMWORD PTR ");
15077           break;
15078         case 512:
15079           oappend ("ZMMWORD PTR ");
15080           break;
15081         default:
15082           abort ();
15083         }
15084       break;
15085     case ymmxmm_mode:
15086       if (!need_vex)
15087         abort ();
15088
15089       switch (vex.length)
15090         {
15091         case 128:
15092         case 256:
15093           oappend ("XMMWORD PTR ");
15094           break;
15095         default:
15096           abort ();
15097         }
15098       break;
15099     case o_mode:
15100       oappend ("OWORD PTR ");
15101       break;
15102     case xmm_mdq_mode:
15103     case vex_w_dq_mode:
15104     case vex_scalar_w_dq_mode:
15105       if (!need_vex)
15106         abort ();
15107
15108       if (vex.w)
15109         oappend ("QWORD PTR ");
15110       else
15111         oappend ("DWORD PTR ");
15112       break;
15113     case vex_vsib_d_w_dq_mode:
15114     case vex_vsib_q_w_dq_mode:
15115       if (!need_vex)
15116         abort ();
15117
15118       if (!vex.evex)
15119         {
15120           if (vex.w)
15121             oappend ("QWORD PTR ");
15122           else
15123             oappend ("DWORD PTR ");
15124         }
15125       else
15126         {
15127           switch (vex.length)
15128             {
15129             case 128:
15130               oappend ("XMMWORD PTR ");
15131               break;
15132             case 256:
15133               oappend ("YMMWORD PTR ");
15134               break;
15135             case 512:
15136               oappend ("ZMMWORD PTR ");
15137               break;
15138             default:
15139               abort ();
15140             }
15141         }
15142       break;
15143     case vex_vsib_q_w_d_mode:
15144     case vex_vsib_d_w_d_mode:
15145       if (!need_vex || !vex.evex)
15146         abort ();
15147
15148       switch (vex.length)
15149         {
15150         case 128:
15151           oappend ("QWORD PTR ");
15152           break;
15153         case 256:
15154           oappend ("XMMWORD PTR ");
15155           break;
15156         case 512:
15157           oappend ("YMMWORD PTR ");
15158           break;
15159         default:
15160           abort ();
15161         }
15162
15163       break;
15164     case mask_bd_mode:
15165       if (!need_vex || vex.length != 128)
15166         abort ();
15167       if (vex.w)
15168         oappend ("DWORD PTR ");
15169       else
15170         oappend ("BYTE PTR ");
15171       break;
15172     case mask_mode:
15173       if (!need_vex)
15174         abort ();
15175       if (vex.w)
15176         oappend ("QWORD PTR ");
15177       else
15178         oappend ("WORD PTR ");
15179       break;
15180     case v_bnd_mode:
15181     default:
15182       break;
15183     }
15184 }
15185
15186 static void
15187 OP_E_register (int bytemode, int sizeflag)
15188 {
15189   int reg = modrm.rm;
15190   const char **names;
15191
15192   USED_REX (REX_B);
15193   if ((rex & REX_B))
15194     reg += 8;
15195
15196   if ((sizeflag & SUFFIX_ALWAYS)
15197       && (bytemode == b_swap_mode
15198           || bytemode == v_swap_mode
15199           || bytemode == dqw_swap_mode))
15200     swap_operand ();
15201
15202   switch (bytemode)
15203     {
15204     case b_mode:
15205     case b_swap_mode:
15206       USED_REX (0);
15207       if (rex)
15208         names = names8rex;
15209       else
15210         names = names8;
15211       break;
15212     case w_mode:
15213       names = names16;
15214       break;
15215     case d_mode:
15216     case dw_mode:
15217     case db_mode:
15218       names = names32;
15219       break;
15220     case q_mode:
15221       names = names64;
15222       break;
15223     case m_mode:
15224     case v_bnd_mode:
15225       names = address_mode == mode_64bit ? names64 : names32;
15226       break;
15227     case bnd_mode:
15228       names = names_bnd;
15229       break;
15230     case indir_v_mode:
15231       if (address_mode == mode_64bit && isa64 == intel64)
15232         {
15233           names = names64;
15234           break;
15235         }
15236     case stack_v_mode:
15237       if (address_mode == mode_64bit && ((sizeflag & DFLAG) || (rex & REX_W)))
15238         {
15239           names = names64;
15240           break;
15241         }
15242       bytemode = v_mode;
15243       /* FALLTHRU */
15244     case v_mode:
15245     case v_swap_mode:
15246     case dq_mode:
15247     case dqb_mode:
15248     case dqd_mode:
15249     case dqw_mode:
15250     case dqw_swap_mode:
15251       USED_REX (REX_W);
15252       if (rex & REX_W)
15253         names = names64;
15254       else
15255         {
15256           if ((sizeflag & DFLAG)
15257               || (bytemode != v_mode
15258                   && bytemode != v_swap_mode))
15259             names = names32;
15260           else
15261             names = names16;
15262           used_prefixes |= (prefixes & PREFIX_DATA);
15263         }
15264       break;
15265     case mask_bd_mode:
15266     case mask_mode:
15267       names = names_mask;
15268       break;
15269     case 0:
15270       return;
15271     default:
15272       oappend (INTERNAL_DISASSEMBLER_ERROR);
15273       return;
15274     }
15275   oappend (names[reg]);
15276 }
15277
15278 static void
15279 OP_E_memory (int bytemode, int sizeflag)
15280 {
15281   bfd_vma disp = 0;
15282   int add = (rex & REX_B) ? 8 : 0;
15283   int riprel = 0;
15284   int shift;
15285
15286   if (vex.evex)
15287     {
15288       /* In EVEX, if operand doesn't allow broadcast, vex.b should be 0.  */
15289       if (vex.b
15290           && bytemode != x_mode
15291           && bytemode != xmmq_mode
15292           && bytemode != evex_half_bcst_xmmq_mode)
15293         {
15294           BadOp ();
15295           return;
15296         }
15297       switch (bytemode)
15298         {
15299         case dqw_mode:
15300         case dw_mode:
15301         case dqw_swap_mode:
15302           shift = 1;
15303           break;
15304         case dqb_mode:
15305         case db_mode:
15306           shift = 0;
15307           break;
15308         case vex_vsib_d_w_dq_mode:
15309         case vex_vsib_d_w_d_mode:
15310         case vex_vsib_q_w_dq_mode:
15311         case vex_vsib_q_w_d_mode:
15312         case evex_x_gscat_mode:
15313         case xmm_mdq_mode:
15314           shift = vex.w ? 3 : 2;
15315           break;
15316         case x_mode:
15317         case evex_half_bcst_xmmq_mode:
15318         case xmmq_mode:
15319           if (vex.b)
15320             {
15321               shift = vex.w ? 3 : 2;
15322               break;
15323             }
15324           /* Fall through if vex.b == 0.  */
15325         case xmmqd_mode:
15326         case xmmdw_mode:
15327         case ymmq_mode:
15328         case evex_x_nobcst_mode:
15329         case x_swap_mode:
15330           switch (vex.length)
15331             {
15332             case 128:
15333               shift = 4;
15334               break;
15335             case 256:
15336               shift = 5;
15337               break;
15338             case 512:
15339               shift = 6;
15340               break;
15341             default:
15342               abort ();
15343             }
15344           break;
15345         case ymm_mode:
15346           shift = 5;
15347           break;
15348         case xmm_mode:
15349           shift = 4;
15350           break;
15351         case xmm_mq_mode:
15352         case q_mode:
15353         case q_scalar_mode:
15354         case q_swap_mode:
15355         case q_scalar_swap_mode:
15356           shift = 3;
15357           break;
15358         case dqd_mode:
15359         case xmm_md_mode:
15360         case d_mode:
15361         case d_scalar_mode:
15362         case d_swap_mode:
15363         case d_scalar_swap_mode:
15364           shift = 2;
15365           break;
15366         case xmm_mw_mode:
15367           shift = 1;
15368           break;
15369         case xmm_mb_mode:
15370           shift = 0;
15371           break;
15372         default:
15373           abort ();
15374         }
15375       /* Make necessary corrections to shift for modes that need it.
15376          For these modes we currently have shift 4, 5 or 6 depending on
15377          vex.length (it corresponds to xmmword, ymmword or zmmword
15378          operand).  We might want to make it 3, 4 or 5 (e.g. for
15379          xmmq_mode).  In case of broadcast enabled the corrections
15380          aren't needed, as element size is always 32 or 64 bits.  */
15381       if (!vex.b
15382           && (bytemode == xmmq_mode
15383               || bytemode == evex_half_bcst_xmmq_mode))
15384         shift -= 1;
15385       else if (bytemode == xmmqd_mode)
15386         shift -= 2;
15387       else if (bytemode == xmmdw_mode)
15388         shift -= 3;
15389       else if (bytemode == ymmq_mode && vex.length == 128)
15390         shift -= 1;
15391     }
15392   else
15393     shift = 0;
15394
15395   USED_REX (REX_B);
15396   if (intel_syntax)
15397     intel_operand_size (bytemode, sizeflag);
15398   append_seg ();
15399
15400   if ((sizeflag & AFLAG) || address_mode == mode_64bit)
15401     {
15402       /* 32/64 bit address mode */
15403       int havedisp;
15404       int havesib;
15405       int havebase;
15406       int haveindex;
15407       int needindex;
15408       int base, rbase;
15409       int vindex = 0;
15410       int scale = 0;
15411       int addr32flag = !((sizeflag & AFLAG)
15412                          || bytemode == v_bnd_mode
15413                          || bytemode == bnd_mode);
15414       const char **indexes64 = names64;
15415       const char **indexes32 = names32;
15416
15417       havesib = 0;
15418       havebase = 1;
15419       haveindex = 0;
15420       base = modrm.rm;
15421
15422       if (base == 4)
15423         {
15424           havesib = 1;
15425           vindex = sib.index;
15426           USED_REX (REX_X);
15427           if (rex & REX_X)
15428             vindex += 8;
15429           switch (bytemode)
15430             {
15431             case vex_vsib_d_w_dq_mode:
15432             case vex_vsib_d_w_d_mode:
15433             case vex_vsib_q_w_dq_mode:
15434             case vex_vsib_q_w_d_mode:
15435               if (!need_vex)
15436                 abort ();
15437               if (vex.evex)
15438                 {
15439                   if (!vex.v)
15440                     vindex += 16;
15441                 }
15442
15443               haveindex = 1;
15444               switch (vex.length)
15445                 {
15446                 case 128:
15447                   indexes64 = indexes32 = names_xmm;
15448                   break;
15449                 case 256:
15450                   if (!vex.w
15451                       || bytemode == vex_vsib_q_w_dq_mode
15452                       || bytemode == vex_vsib_q_w_d_mode)
15453                     indexes64 = indexes32 = names_ymm;
15454                   else
15455                     indexes64 = indexes32 = names_xmm;
15456                   break;
15457                 case 512:
15458                   if (!vex.w
15459                       || bytemode == vex_vsib_q_w_dq_mode
15460                       || bytemode == vex_vsib_q_w_d_mode)
15461                     indexes64 = indexes32 = names_zmm;
15462                   else
15463                     indexes64 = indexes32 = names_ymm;
15464                   break;
15465                 default:
15466                   abort ();
15467                 }
15468               break;
15469             default:
15470               haveindex = vindex != 4;
15471               break;
15472             }
15473           scale = sib.scale;
15474           base = sib.base;
15475           codep++;
15476         }
15477       rbase = base + add;
15478
15479       switch (modrm.mod)
15480         {
15481         case 0:
15482           if (base == 5)
15483             {
15484               havebase = 0;
15485               if (address_mode == mode_64bit && !havesib)
15486                 riprel = 1;
15487               disp = get32s ();
15488             }
15489           break;
15490         case 1:
15491           FETCH_DATA (the_info, codep + 1);
15492           disp = *codep++;
15493           if ((disp & 0x80) != 0)
15494             disp -= 0x100;
15495           if (vex.evex && shift > 0)
15496             disp <<= shift;
15497           break;
15498         case 2:
15499           disp = get32s ();
15500           break;
15501         }
15502
15503       /* In 32bit mode, we need index register to tell [offset] from
15504          [eiz*1 + offset].  */
15505       needindex = (havesib
15506                    && !havebase
15507                    && !haveindex
15508                    && address_mode == mode_32bit);
15509       havedisp = (havebase
15510                   || needindex
15511                   || (havesib && (haveindex || scale != 0)));
15512
15513       if (!intel_syntax)
15514         if (modrm.mod != 0 || base == 5)
15515           {
15516             if (havedisp || riprel)
15517               print_displacement (scratchbuf, disp);
15518             else
15519               print_operand_value (scratchbuf, 1, disp);
15520             oappend (scratchbuf);
15521             if (riprel)
15522               {
15523                 set_op (disp, 1);
15524                 oappend (sizeflag & AFLAG ? "(%rip)" : "(%eip)");
15525               }
15526           }
15527
15528       if ((havebase || haveindex || riprel)
15529           && (bytemode != v_bnd_mode)
15530           && (bytemode != bnd_mode))
15531         used_prefixes |= PREFIX_ADDR;
15532
15533       if (havedisp || (intel_syntax && riprel))
15534         {
15535           *obufp++ = open_char;
15536           if (intel_syntax && riprel)
15537             {
15538               set_op (disp, 1);
15539               oappend (sizeflag & AFLAG ? "rip" : "eip");
15540             }
15541           *obufp = '\0';
15542           if (havebase)
15543             oappend (address_mode == mode_64bit && !addr32flag
15544                      ? names64[rbase] : names32[rbase]);
15545           if (havesib)
15546             {
15547               /* ESP/RSP won't allow index.  If base isn't ESP/RSP,
15548                  print index to tell base + index from base.  */
15549               if (scale != 0
15550                   || needindex
15551                   || haveindex
15552                   || (havebase && base != ESP_REG_NUM))
15553                 {
15554                   if (!intel_syntax || havebase)
15555                     {
15556                       *obufp++ = separator_char;
15557                       *obufp = '\0';
15558                     }
15559                   if (haveindex)
15560                     oappend (address_mode == mode_64bit && !addr32flag
15561                              ? indexes64[vindex] : indexes32[vindex]);
15562                   else
15563                     oappend (address_mode == mode_64bit && !addr32flag
15564                              ? index64 : index32);
15565
15566                   *obufp++ = scale_char;
15567                   *obufp = '\0';
15568                   sprintf (scratchbuf, "%d", 1 << scale);
15569                   oappend (scratchbuf);
15570                 }
15571             }
15572           if (intel_syntax
15573               && (disp || modrm.mod != 0 || base == 5))
15574             {
15575               if (!havedisp || (bfd_signed_vma) disp >= 0)
15576                 {
15577                   *obufp++ = '+';
15578                   *obufp = '\0';
15579                 }
15580               else if (modrm.mod != 1 && disp != -disp)
15581                 {
15582                   *obufp++ = '-';
15583                   *obufp = '\0';
15584                   disp = - (bfd_signed_vma) disp;
15585                 }
15586
15587               if (havedisp)
15588                 print_displacement (scratchbuf, disp);
15589               else
15590                 print_operand_value (scratchbuf, 1, disp);
15591               oappend (scratchbuf);
15592             }
15593
15594           *obufp++ = close_char;
15595           *obufp = '\0';
15596         }
15597       else if (intel_syntax)
15598         {
15599           if (modrm.mod != 0 || base == 5)
15600             {
15601               if (!active_seg_prefix)
15602                 {
15603                   oappend (names_seg[ds_reg - es_reg]);
15604                   oappend (":");
15605                 }
15606               print_operand_value (scratchbuf, 1, disp);
15607               oappend (scratchbuf);
15608             }
15609         }
15610     }
15611   else
15612     {
15613       /* 16 bit address mode */
15614       used_prefixes |= prefixes & PREFIX_ADDR;
15615       switch (modrm.mod)
15616         {
15617         case 0:
15618           if (modrm.rm == 6)
15619             {
15620               disp = get16 ();
15621               if ((disp & 0x8000) != 0)
15622                 disp -= 0x10000;
15623             }
15624           break;
15625         case 1:
15626           FETCH_DATA (the_info, codep + 1);
15627           disp = *codep++;
15628           if ((disp & 0x80) != 0)
15629             disp -= 0x100;
15630           break;
15631         case 2:
15632           disp = get16 ();
15633           if ((disp & 0x8000) != 0)
15634             disp -= 0x10000;
15635           break;
15636         }
15637
15638       if (!intel_syntax)
15639         if (modrm.mod != 0 || modrm.rm == 6)
15640           {
15641             print_displacement (scratchbuf, disp);
15642             oappend (scratchbuf);
15643           }
15644
15645       if (modrm.mod != 0 || modrm.rm != 6)
15646         {
15647           *obufp++ = open_char;
15648           *obufp = '\0';
15649           oappend (index16[modrm.rm]);
15650           if (intel_syntax
15651               && (disp || modrm.mod != 0 || modrm.rm == 6))
15652             {
15653               if ((bfd_signed_vma) disp >= 0)
15654                 {
15655                   *obufp++ = '+';
15656                   *obufp = '\0';
15657                 }
15658               else if (modrm.mod != 1)
15659                 {
15660                   *obufp++ = '-';
15661                   *obufp = '\0';
15662                   disp = - (bfd_signed_vma) disp;
15663                 }
15664
15665               print_displacement (scratchbuf, disp);
15666               oappend (scratchbuf);
15667             }
15668
15669           *obufp++ = close_char;
15670           *obufp = '\0';
15671         }
15672       else if (intel_syntax)
15673         {
15674           if (!active_seg_prefix)
15675             {
15676               oappend (names_seg[ds_reg - es_reg]);
15677               oappend (":");
15678             }
15679           print_operand_value (scratchbuf, 1, disp & 0xffff);
15680           oappend (scratchbuf);
15681         }
15682     }
15683   if (vex.evex && vex.b
15684       && (bytemode == x_mode
15685           || bytemode == xmmq_mode
15686           || bytemode == evex_half_bcst_xmmq_mode))
15687     {
15688       if (vex.w
15689           || bytemode == xmmq_mode
15690           || bytemode == evex_half_bcst_xmmq_mode)
15691         {
15692           switch (vex.length)
15693             {
15694             case 128:
15695               oappend ("{1to2}");
15696               break;
15697             case 256:
15698               oappend ("{1to4}");
15699               break;
15700             case 512:
15701               oappend ("{1to8}");
15702               break;
15703             default:
15704               abort ();
15705             }
15706         }
15707       else
15708         {
15709           switch (vex.length)
15710             {
15711             case 128:
15712               oappend ("{1to4}");
15713               break;
15714             case 256:
15715               oappend ("{1to8}");
15716               break;
15717             case 512:
15718               oappend ("{1to16}");
15719               break;
15720             default:
15721               abort ();
15722             }
15723         }
15724     }
15725 }
15726
15727 static void
15728 OP_E (int bytemode, int sizeflag)
15729 {
15730   /* Skip mod/rm byte.  */
15731   MODRM_CHECK;
15732   codep++;
15733
15734   if (modrm.mod == 3)
15735     OP_E_register (bytemode, sizeflag);
15736   else
15737     OP_E_memory (bytemode, sizeflag);
15738 }
15739
15740 static void
15741 OP_G (int bytemode, int sizeflag)
15742 {
15743   int add = 0;
15744   USED_REX (REX_R);
15745   if (rex & REX_R)
15746     add += 8;
15747   switch (bytemode)
15748     {
15749     case b_mode:
15750       USED_REX (0);
15751       if (rex)
15752         oappend (names8rex[modrm.reg + add]);
15753       else
15754         oappend (names8[modrm.reg + add]);
15755       break;
15756     case w_mode:
15757       oappend (names16[modrm.reg + add]);
15758       break;
15759     case d_mode:
15760     case db_mode:
15761     case dw_mode:
15762       oappend (names32[modrm.reg + add]);
15763       break;
15764     case q_mode:
15765       oappend (names64[modrm.reg + add]);
15766       break;
15767     case bnd_mode:
15768       oappend (names_bnd[modrm.reg]);
15769       break;
15770     case v_mode:
15771     case dq_mode:
15772     case dqb_mode:
15773     case dqd_mode:
15774     case dqw_mode:
15775     case dqw_swap_mode:
15776       USED_REX (REX_W);
15777       if (rex & REX_W)
15778         oappend (names64[modrm.reg + add]);
15779       else
15780         {
15781           if ((sizeflag & DFLAG) || bytemode != v_mode)
15782             oappend (names32[modrm.reg + add]);
15783           else
15784             oappend (names16[modrm.reg + add]);
15785           used_prefixes |= (prefixes & PREFIX_DATA);
15786         }
15787       break;
15788     case m_mode:
15789       if (address_mode == mode_64bit)
15790         oappend (names64[modrm.reg + add]);
15791       else
15792         oappend (names32[modrm.reg + add]);
15793       break;
15794     case mask_bd_mode:
15795     case mask_mode:
15796       oappend (names_mask[modrm.reg + add]);
15797       break;
15798     default:
15799       oappend (INTERNAL_DISASSEMBLER_ERROR);
15800       break;
15801     }
15802 }
15803
15804 static bfd_vma
15805 get64 (void)
15806 {
15807   bfd_vma x;
15808 #ifdef BFD64
15809   unsigned int a;
15810   unsigned int b;
15811
15812   FETCH_DATA (the_info, codep + 8);
15813   a = *codep++ & 0xff;
15814   a |= (*codep++ & 0xff) << 8;
15815   a |= (*codep++ & 0xff) << 16;
15816   a |= (*codep++ & 0xffu) << 24;
15817   b = *codep++ & 0xff;
15818   b |= (*codep++ & 0xff) << 8;
15819   b |= (*codep++ & 0xff) << 16;
15820   b |= (*codep++ & 0xffu) << 24;
15821   x = a + ((bfd_vma) b << 32);
15822 #else
15823   abort ();
15824   x = 0;
15825 #endif
15826   return x;
15827 }
15828
15829 static bfd_signed_vma
15830 get32 (void)
15831 {
15832   bfd_signed_vma x = 0;
15833
15834   FETCH_DATA (the_info, codep + 4);
15835   x = *codep++ & (bfd_signed_vma) 0xff;
15836   x |= (*codep++ & (bfd_signed_vma) 0xff) << 8;
15837   x |= (*codep++ & (bfd_signed_vma) 0xff) << 16;
15838   x |= (*codep++ & (bfd_signed_vma) 0xff) << 24;
15839   return x;
15840 }
15841
15842 static bfd_signed_vma
15843 get32s (void)
15844 {
15845   bfd_signed_vma x = 0;
15846
15847   FETCH_DATA (the_info, codep + 4);
15848   x = *codep++ & (bfd_signed_vma) 0xff;
15849   x |= (*codep++ & (bfd_signed_vma) 0xff) << 8;
15850   x |= (*codep++ & (bfd_signed_vma) 0xff) << 16;
15851   x |= (*codep++ & (bfd_signed_vma) 0xff) << 24;
15852
15853   x = (x ^ ((bfd_signed_vma) 1 << 31)) - ((bfd_signed_vma) 1 << 31);
15854
15855   return x;
15856 }
15857
15858 static int
15859 get16 (void)
15860 {
15861   int x = 0;
15862
15863   FETCH_DATA (the_info, codep + 2);
15864   x = *codep++ & 0xff;
15865   x |= (*codep++ & 0xff) << 8;
15866   return x;
15867 }
15868
15869 static void
15870 set_op (bfd_vma op, int riprel)
15871 {
15872   op_index[op_ad] = op_ad;
15873   if (address_mode == mode_64bit)
15874     {
15875       op_address[op_ad] = op;
15876       op_riprel[op_ad] = riprel;
15877     }
15878   else
15879     {
15880       /* Mask to get a 32-bit address.  */
15881       op_address[op_ad] = op & 0xffffffff;
15882       op_riprel[op_ad] = riprel & 0xffffffff;
15883     }
15884 }
15885
15886 static void
15887 OP_REG (int code, int sizeflag)
15888 {
15889   const char *s;
15890   int add;
15891
15892   switch (code)
15893     {
15894     case es_reg: case ss_reg: case cs_reg:
15895     case ds_reg: case fs_reg: case gs_reg:
15896       oappend (names_seg[code - es_reg]);
15897       return;
15898     }
15899
15900   USED_REX (REX_B);
15901   if (rex & REX_B)
15902     add = 8;
15903   else
15904     add = 0;
15905
15906   switch (code)
15907     {
15908     case ax_reg: case cx_reg: case dx_reg: case bx_reg:
15909     case sp_reg: case bp_reg: case si_reg: case di_reg:
15910       s = names16[code - ax_reg + add];
15911       break;
15912     case al_reg: case ah_reg: case cl_reg: case ch_reg:
15913     case dl_reg: case dh_reg: case bl_reg: case bh_reg:
15914       USED_REX (0);
15915       if (rex)
15916         s = names8rex[code - al_reg + add];
15917       else
15918         s = names8[code - al_reg];
15919       break;
15920     case rAX_reg: case rCX_reg: case rDX_reg: case rBX_reg:
15921     case rSP_reg: case rBP_reg: case rSI_reg: case rDI_reg:
15922       if (address_mode == mode_64bit
15923           && ((sizeflag & DFLAG) || (rex & REX_W)))
15924         {
15925           s = names64[code - rAX_reg + add];
15926           break;
15927         }
15928       code += eAX_reg - rAX_reg;
15929       /* Fall through.  */
15930     case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg:
15931     case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg:
15932       USED_REX (REX_W);
15933       if (rex & REX_W)
15934         s = names64[code - eAX_reg + add];
15935       else
15936         {
15937           if (sizeflag & DFLAG)
15938             s = names32[code - eAX_reg + add];
15939           else
15940             s = names16[code - eAX_reg + add];
15941           used_prefixes |= (prefixes & PREFIX_DATA);
15942         }
15943       break;
15944     default:
15945       s = INTERNAL_DISASSEMBLER_ERROR;
15946       break;
15947     }
15948   oappend (s);
15949 }
15950
15951 static void
15952 OP_IMREG (int code, int sizeflag)
15953 {
15954   const char *s;
15955
15956   switch (code)
15957     {
15958     case indir_dx_reg:
15959       if (intel_syntax)
15960         s = "dx";
15961       else
15962         s = "(%dx)";
15963       break;
15964     case ax_reg: case cx_reg: case dx_reg: case bx_reg:
15965     case sp_reg: case bp_reg: case si_reg: case di_reg:
15966       s = names16[code - ax_reg];
15967       break;
15968     case es_reg: case ss_reg: case cs_reg:
15969     case ds_reg: case fs_reg: case gs_reg:
15970       s = names_seg[code - es_reg];
15971       break;
15972     case al_reg: case ah_reg: case cl_reg: case ch_reg:
15973     case dl_reg: case dh_reg: case bl_reg: case bh_reg:
15974       USED_REX (0);
15975       if (rex)
15976         s = names8rex[code - al_reg];
15977       else
15978         s = names8[code - al_reg];
15979       break;
15980     case eAX_reg: case eCX_reg: case eDX_reg: case eBX_reg:
15981     case eSP_reg: case eBP_reg: case eSI_reg: case eDI_reg:
15982       USED_REX (REX_W);
15983       if (rex & REX_W)
15984         s = names64[code - eAX_reg];
15985       else
15986         {
15987           if (sizeflag & DFLAG)
15988             s = names32[code - eAX_reg];
15989           else
15990             s = names16[code - eAX_reg];
15991           used_prefixes |= (prefixes & PREFIX_DATA);
15992         }
15993       break;
15994     case z_mode_ax_reg:
15995       if ((rex & REX_W) || (sizeflag & DFLAG))
15996         s = *names32;
15997       else
15998         s = *names16;
15999       if (!(rex & REX_W))
16000         used_prefixes |= (prefixes & PREFIX_DATA);
16001       break;
16002     default:
16003       s = INTERNAL_DISASSEMBLER_ERROR;
16004       break;
16005     }
16006   oappend (s);
16007 }
16008
16009 static void
16010 OP_I (int bytemode, int sizeflag)
16011 {
16012   bfd_signed_vma op;
16013   bfd_signed_vma mask = -1;
16014
16015   switch (bytemode)
16016     {
16017     case b_mode:
16018       FETCH_DATA (the_info, codep + 1);
16019       op = *codep++;
16020       mask = 0xff;
16021       break;
16022     case q_mode:
16023       if (address_mode == mode_64bit)
16024         {
16025           op = get32s ();
16026           break;
16027         }
16028       /* Fall through.  */
16029     case v_mode:
16030       USED_REX (REX_W);
16031       if (rex & REX_W)
16032         op = get32s ();
16033       else
16034         {
16035           if (sizeflag & DFLAG)
16036             {
16037               op = get32 ();
16038               mask = 0xffffffff;
16039             }
16040           else
16041             {
16042               op = get16 ();
16043               mask = 0xfffff;
16044             }
16045           used_prefixes |= (prefixes & PREFIX_DATA);
16046         }
16047       break;
16048     case w_mode:
16049       mask = 0xfffff;
16050       op = get16 ();
16051       break;
16052     case const_1_mode:
16053       if (intel_syntax)
16054         oappend ("1");
16055       return;
16056     default:
16057       oappend (INTERNAL_DISASSEMBLER_ERROR);
16058       return;
16059     }
16060
16061   op &= mask;
16062   scratchbuf[0] = '$';
16063   print_operand_value (scratchbuf + 1, 1, op);
16064   oappend_maybe_intel (scratchbuf);
16065   scratchbuf[0] = '\0';
16066 }
16067
16068 static void
16069 OP_I64 (int bytemode, int sizeflag)
16070 {
16071   bfd_signed_vma op;
16072   bfd_signed_vma mask = -1;
16073
16074   if (address_mode != mode_64bit)
16075     {
16076       OP_I (bytemode, sizeflag);
16077       return;
16078     }
16079
16080   switch (bytemode)
16081     {
16082     case b_mode:
16083       FETCH_DATA (the_info, codep + 1);
16084       op = *codep++;
16085       mask = 0xff;
16086       break;
16087     case v_mode:
16088       USED_REX (REX_W);
16089       if (rex & REX_W)
16090         op = get64 ();
16091       else
16092         {
16093           if (sizeflag & DFLAG)
16094             {
16095               op = get32 ();
16096               mask = 0xffffffff;
16097             }
16098           else
16099             {
16100               op = get16 ();
16101               mask = 0xfffff;
16102             }
16103           used_prefixes |= (prefixes & PREFIX_DATA);
16104         }
16105       break;
16106     case w_mode:
16107       mask = 0xfffff;
16108       op = get16 ();
16109       break;
16110     default:
16111       oappend (INTERNAL_DISASSEMBLER_ERROR);
16112       return;
16113     }
16114
16115   op &= mask;
16116   scratchbuf[0] = '$';
16117   print_operand_value (scratchbuf + 1, 1, op);
16118   oappend_maybe_intel (scratchbuf);
16119   scratchbuf[0] = '\0';
16120 }
16121
16122 static void
16123 OP_sI (int bytemode, int sizeflag)
16124 {
16125   bfd_signed_vma op;
16126
16127   switch (bytemode)
16128     {
16129     case b_mode:
16130     case b_T_mode:
16131       FETCH_DATA (the_info, codep + 1);
16132       op = *codep++;
16133       if ((op & 0x80) != 0)
16134         op -= 0x100;
16135       if (bytemode == b_T_mode)
16136         {
16137           if (address_mode != mode_64bit
16138               || !((sizeflag & DFLAG) || (rex & REX_W)))
16139             {
16140               /* The operand-size prefix is overridden by a REX prefix.  */
16141               if ((sizeflag & DFLAG) || (rex & REX_W))
16142                 op &= 0xffffffff;
16143               else
16144                 op &= 0xffff;
16145           }
16146         }
16147       else
16148         {
16149           if (!(rex & REX_W))
16150             {
16151               if (sizeflag & DFLAG)
16152                 op &= 0xffffffff;
16153               else
16154                 op &= 0xffff;
16155             }
16156         }
16157       break;
16158     case v_mode:
16159       /* The operand-size prefix is overridden by a REX prefix.  */
16160       if ((sizeflag & DFLAG) || (rex & REX_W))
16161         op = get32s ();
16162       else
16163         op = get16 ();
16164       break;
16165     default:
16166       oappend (INTERNAL_DISASSEMBLER_ERROR);
16167       return;
16168     }
16169
16170   scratchbuf[0] = '$';
16171   print_operand_value (scratchbuf + 1, 1, op);
16172   oappend_maybe_intel (scratchbuf);
16173 }
16174
16175 static void
16176 OP_J (int bytemode, int sizeflag)
16177 {
16178   bfd_vma disp;
16179   bfd_vma mask = -1;
16180   bfd_vma segment = 0;
16181
16182   switch (bytemode)
16183     {
16184     case b_mode:
16185       FETCH_DATA (the_info, codep + 1);
16186       disp = *codep++;
16187       if ((disp & 0x80) != 0)
16188         disp -= 0x100;
16189       break;
16190     case v_mode:
16191       if (isa64 == amd64)
16192         USED_REX (REX_W);
16193       if ((sizeflag & DFLAG)
16194           || (address_mode == mode_64bit
16195               && (isa64 != amd64 || (rex & REX_W))))
16196         disp = get32s ();
16197       else
16198         {
16199           disp = get16 ();
16200           if ((disp & 0x8000) != 0)
16201             disp -= 0x10000;
16202           /* In 16bit mode, address is wrapped around at 64k within
16203              the same segment.  Otherwise, a data16 prefix on a jump
16204              instruction means that the pc is masked to 16 bits after
16205              the displacement is added!  */
16206           mask = 0xffff;
16207           if ((prefixes & PREFIX_DATA) == 0)
16208             segment = ((start_pc + (codep - start_codep))
16209                        & ~((bfd_vma) 0xffff));
16210         }
16211       if (address_mode != mode_64bit
16212           || (isa64 == amd64 && !(rex & REX_W)))
16213         used_prefixes |= (prefixes & PREFIX_DATA);
16214       break;
16215     default:
16216       oappend (INTERNAL_DISASSEMBLER_ERROR);
16217       return;
16218     }
16219   disp = ((start_pc + (codep - start_codep) + disp) & mask) | segment;
16220   set_op (disp, 0);
16221   print_operand_value (scratchbuf, 1, disp);
16222   oappend (scratchbuf);
16223 }
16224
16225 static void
16226 OP_SEG (int bytemode, int sizeflag)
16227 {
16228   if (bytemode == w_mode)
16229     oappend (names_seg[modrm.reg]);
16230   else
16231     OP_E (modrm.mod == 3 ? bytemode : w_mode, sizeflag);
16232 }
16233
16234 static void
16235 OP_DIR (int dummy ATTRIBUTE_UNUSED, int sizeflag)
16236 {
16237   int seg, offset;
16238
16239   if (sizeflag & DFLAG)
16240     {
16241       offset = get32 ();
16242       seg = get16 ();
16243     }
16244   else
16245     {
16246       offset = get16 ();
16247       seg = get16 ();
16248     }
16249   used_prefixes |= (prefixes & PREFIX_DATA);
16250   if (intel_syntax)
16251     sprintf (scratchbuf, "0x%x:0x%x", seg, offset);
16252   else
16253     sprintf (scratchbuf, "$0x%x,$0x%x", seg, offset);
16254   oappend (scratchbuf);
16255 }
16256
16257 static void
16258 OP_OFF (int bytemode, int sizeflag)
16259 {
16260   bfd_vma off;
16261
16262   if (intel_syntax && (sizeflag & SUFFIX_ALWAYS))
16263     intel_operand_size (bytemode, sizeflag);
16264   append_seg ();
16265
16266   if ((sizeflag & AFLAG) || address_mode == mode_64bit)
16267     off = get32 ();
16268   else
16269     off = get16 ();
16270
16271   if (intel_syntax)
16272     {
16273       if (!active_seg_prefix)
16274         {
16275           oappend (names_seg[ds_reg - es_reg]);
16276           oappend (":");
16277         }
16278     }
16279   print_operand_value (scratchbuf, 1, off);
16280   oappend (scratchbuf);
16281 }
16282
16283 static void
16284 OP_OFF64 (int bytemode, int sizeflag)
16285 {
16286   bfd_vma off;
16287
16288   if (address_mode != mode_64bit
16289       || (prefixes & PREFIX_ADDR))
16290     {
16291       OP_OFF (bytemode, sizeflag);
16292       return;
16293     }
16294
16295   if (intel_syntax && (sizeflag & SUFFIX_ALWAYS))
16296     intel_operand_size (bytemode, sizeflag);
16297   append_seg ();
16298
16299   off = get64 ();
16300
16301   if (intel_syntax)
16302     {
16303       if (!active_seg_prefix)
16304         {
16305           oappend (names_seg[ds_reg - es_reg]);
16306           oappend (":");
16307         }
16308     }
16309   print_operand_value (scratchbuf, 1, off);
16310   oappend (scratchbuf);
16311 }
16312
16313 static void
16314 ptr_reg (int code, int sizeflag)
16315 {
16316   const char *s;
16317
16318   *obufp++ = open_char;
16319   used_prefixes |= (prefixes & PREFIX_ADDR);
16320   if (address_mode == mode_64bit)
16321     {
16322       if (!(sizeflag & AFLAG))
16323         s = names32[code - eAX_reg];
16324       else
16325         s = names64[code - eAX_reg];
16326     }
16327   else if (sizeflag & AFLAG)
16328     s = names32[code - eAX_reg];
16329   else
16330     s = names16[code - eAX_reg];
16331   oappend (s);
16332   *obufp++ = close_char;
16333   *obufp = 0;
16334 }
16335
16336 static void
16337 OP_ESreg (int code, int sizeflag)
16338 {
16339   if (intel_syntax)
16340     {
16341       switch (codep[-1])
16342         {
16343         case 0x6d:      /* insw/insl */
16344           intel_operand_size (z_mode, sizeflag);
16345           break;
16346         case 0xa5:      /* movsw/movsl/movsq */
16347         case 0xa7:      /* cmpsw/cmpsl/cmpsq */
16348         case 0xab:      /* stosw/stosl */
16349         case 0xaf:      /* scasw/scasl */
16350           intel_operand_size (v_mode, sizeflag);
16351           break;
16352         default:
16353           intel_operand_size (b_mode, sizeflag);
16354         }
16355     }
16356   oappend_maybe_intel ("%es:");
16357   ptr_reg (code, sizeflag);
16358 }
16359
16360 static void
16361 OP_DSreg (int code, int sizeflag)
16362 {
16363   if (intel_syntax)
16364     {
16365       switch (codep[-1])
16366         {
16367         case 0x6f:      /* outsw/outsl */
16368           intel_operand_size (z_mode, sizeflag);
16369           break;
16370         case 0xa5:      /* movsw/movsl/movsq */
16371         case 0xa7:      /* cmpsw/cmpsl/cmpsq */
16372         case 0xad:      /* lodsw/lodsl/lodsq */
16373           intel_operand_size (v_mode, sizeflag);
16374           break;
16375         default:
16376           intel_operand_size (b_mode, sizeflag);
16377         }
16378     }
16379   /* Set active_seg_prefix to PREFIX_DS if it is unset so that the
16380      default segment register DS is printed.  */
16381   if (!active_seg_prefix)
16382     active_seg_prefix = PREFIX_DS;
16383   append_seg ();
16384   ptr_reg (code, sizeflag);
16385 }
16386
16387 static void
16388 OP_C (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16389 {
16390   int add;
16391   if (rex & REX_R)
16392     {
16393       USED_REX (REX_R);
16394       add = 8;
16395     }
16396   else if (address_mode != mode_64bit && (prefixes & PREFIX_LOCK))
16397     {
16398       all_prefixes[last_lock_prefix] = 0;
16399       used_prefixes |= PREFIX_LOCK;
16400       add = 8;
16401     }
16402   else
16403     add = 0;
16404   sprintf (scratchbuf, "%%cr%d", modrm.reg + add);
16405   oappend_maybe_intel (scratchbuf);
16406 }
16407
16408 static void
16409 OP_D (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16410 {
16411   int add;
16412   USED_REX (REX_R);
16413   if (rex & REX_R)
16414     add = 8;
16415   else
16416     add = 0;
16417   if (intel_syntax)
16418     sprintf (scratchbuf, "db%d", modrm.reg + add);
16419   else
16420     sprintf (scratchbuf, "%%db%d", modrm.reg + add);
16421   oappend (scratchbuf);
16422 }
16423
16424 static void
16425 OP_T (int dummy ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16426 {
16427   sprintf (scratchbuf, "%%tr%d", modrm.reg);
16428   oappend_maybe_intel (scratchbuf);
16429 }
16430
16431 static void
16432 OP_R (int bytemode, int sizeflag)
16433 {
16434   /* Skip mod/rm byte.  */
16435   MODRM_CHECK;
16436   codep++;
16437   OP_E_register (bytemode, sizeflag);
16438 }
16439
16440 static void
16441 OP_MMX (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16442 {
16443   int reg = modrm.reg;
16444   const char **names;
16445
16446   used_prefixes |= (prefixes & PREFIX_DATA);
16447   if (prefixes & PREFIX_DATA)
16448     {
16449       names = names_xmm;
16450       USED_REX (REX_R);
16451       if (rex & REX_R)
16452         reg += 8;
16453     }
16454   else
16455     names = names_mm;
16456   oappend (names[reg]);
16457 }
16458
16459 static void
16460 OP_XMM (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
16461 {
16462   int reg = modrm.reg;
16463   const char **names;
16464
16465   USED_REX (REX_R);
16466   if (rex & REX_R)
16467     reg += 8;
16468   if (vex.evex)
16469     {
16470       if (!vex.r)
16471         reg += 16;
16472     }
16473
16474   if (need_vex
16475       && bytemode != xmm_mode
16476       && bytemode != xmmq_mode
16477       && bytemode != evex_half_bcst_xmmq_mode
16478       && bytemode != ymm_mode
16479       && bytemode != scalar_mode)
16480     {
16481       switch (vex.length)
16482         {
16483         case 128:
16484           names = names_xmm;
16485           break;
16486         case 256:
16487           if (vex.w
16488               || (bytemode != vex_vsib_q_w_dq_mode
16489                   && bytemode != vex_vsib_q_w_d_mode))
16490             names = names_ymm;
16491           else
16492             names = names_xmm;
16493           break;
16494         case 512:
16495           names = names_zmm;
16496           break;
16497         default:
16498           abort ();
16499         }
16500     }
16501   else if (bytemode == xmmq_mode
16502            || bytemode == evex_half_bcst_xmmq_mode)
16503     {
16504       switch (vex.length)
16505         {
16506         case 128:
16507         case 256:
16508           names = names_xmm;
16509           break;
16510         case 512:
16511           names = names_ymm;
16512           break;
16513         default:
16514           abort ();
16515         }
16516     }
16517   else if (bytemode == ymm_mode)
16518     names = names_ymm;
16519   else
16520     names = names_xmm;
16521   oappend (names[reg]);
16522 }
16523
16524 static void
16525 OP_EM (int bytemode, int sizeflag)
16526 {
16527   int reg;
16528   const char **names;
16529
16530   if (modrm.mod != 3)
16531     {
16532       if (intel_syntax
16533           && (bytemode == v_mode || bytemode == v_swap_mode))
16534         {
16535           bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode;
16536           used_prefixes |= (prefixes & PREFIX_DATA);
16537         }
16538       OP_E (bytemode, sizeflag);
16539       return;
16540     }
16541
16542   if ((sizeflag & SUFFIX_ALWAYS) && bytemode == v_swap_mode)
16543     swap_operand ();
16544
16545   /* Skip mod/rm byte.  */
16546   MODRM_CHECK;
16547   codep++;
16548   used_prefixes |= (prefixes & PREFIX_DATA);
16549   reg = modrm.rm;
16550   if (prefixes & PREFIX_DATA)
16551     {
16552       names = names_xmm;
16553       USED_REX (REX_B);
16554       if (rex & REX_B)
16555         reg += 8;
16556     }
16557   else
16558     names = names_mm;
16559   oappend (names[reg]);
16560 }
16561
16562 /* cvt* are the only instructions in sse2 which have
16563    both SSE and MMX operands and also have 0x66 prefix
16564    in their opcode. 0x66 was originally used to differentiate
16565    between SSE and MMX instruction(operands). So we have to handle the
16566    cvt* separately using OP_EMC and OP_MXC */
16567 static void
16568 OP_EMC (int bytemode, int sizeflag)
16569 {
16570   if (modrm.mod != 3)
16571     {
16572       if (intel_syntax && bytemode == v_mode)
16573         {
16574           bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode;
16575           used_prefixes |= (prefixes & PREFIX_DATA);
16576         }
16577       OP_E (bytemode, sizeflag);
16578       return;
16579     }
16580
16581   /* Skip mod/rm byte.  */
16582   MODRM_CHECK;
16583   codep++;
16584   used_prefixes |= (prefixes & PREFIX_DATA);
16585   oappend (names_mm[modrm.rm]);
16586 }
16587
16588 static void
16589 OP_MXC (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16590 {
16591   used_prefixes |= (prefixes & PREFIX_DATA);
16592   oappend (names_mm[modrm.reg]);
16593 }
16594
16595 static void
16596 OP_EX (int bytemode, int sizeflag)
16597 {
16598   int reg;
16599   const char **names;
16600
16601   /* Skip mod/rm byte.  */
16602   MODRM_CHECK;
16603   codep++;
16604
16605   if (modrm.mod != 3)
16606     {
16607       OP_E_memory (bytemode, sizeflag);
16608       return;
16609     }
16610
16611   reg = modrm.rm;
16612   USED_REX (REX_B);
16613   if (rex & REX_B)
16614     reg += 8;
16615   if (vex.evex)
16616     {
16617       USED_REX (REX_X);
16618       if ((rex & REX_X))
16619         reg += 16;
16620     }
16621
16622   if ((sizeflag & SUFFIX_ALWAYS)
16623       && (bytemode == x_swap_mode
16624           || bytemode == d_swap_mode
16625           || bytemode == dqw_swap_mode
16626           || bytemode == d_scalar_swap_mode
16627           || bytemode == q_swap_mode
16628           || bytemode == q_scalar_swap_mode))
16629     swap_operand ();
16630
16631   if (need_vex
16632       && bytemode != xmm_mode
16633       && bytemode != xmmdw_mode
16634       && bytemode != xmmqd_mode
16635       && bytemode != xmm_mb_mode
16636       && bytemode != xmm_mw_mode
16637       && bytemode != xmm_md_mode
16638       && bytemode != xmm_mq_mode
16639       && bytemode != xmm_mdq_mode
16640       && bytemode != xmmq_mode
16641       && bytemode != evex_half_bcst_xmmq_mode
16642       && bytemode != ymm_mode
16643       && bytemode != d_scalar_mode
16644       && bytemode != d_scalar_swap_mode
16645       && bytemode != q_scalar_mode
16646       && bytemode != q_scalar_swap_mode
16647       && bytemode != vex_scalar_w_dq_mode)
16648     {
16649       switch (vex.length)
16650         {
16651         case 128:
16652           names = names_xmm;
16653           break;
16654         case 256:
16655           names = names_ymm;
16656           break;
16657         case 512:
16658           names = names_zmm;
16659           break;
16660         default:
16661           abort ();
16662         }
16663     }
16664   else if (bytemode == xmmq_mode
16665            || bytemode == evex_half_bcst_xmmq_mode)
16666     {
16667       switch (vex.length)
16668         {
16669         case 128:
16670         case 256:
16671           names = names_xmm;
16672           break;
16673         case 512:
16674           names = names_ymm;
16675           break;
16676         default:
16677           abort ();
16678         }
16679     }
16680   else if (bytemode == ymm_mode)
16681     names = names_ymm;
16682   else
16683     names = names_xmm;
16684   oappend (names[reg]);
16685 }
16686
16687 static void
16688 OP_MS (int bytemode, int sizeflag)
16689 {
16690   if (modrm.mod == 3)
16691     OP_EM (bytemode, sizeflag);
16692   else
16693     BadOp ();
16694 }
16695
16696 static void
16697 OP_XS (int bytemode, int sizeflag)
16698 {
16699   if (modrm.mod == 3)
16700     OP_EX (bytemode, sizeflag);
16701   else
16702     BadOp ();
16703 }
16704
16705 static void
16706 OP_M (int bytemode, int sizeflag)
16707 {
16708   if (modrm.mod == 3)
16709     /* bad bound,lea,lds,les,lfs,lgs,lss,cmpxchg8b,vmptrst modrm */
16710     BadOp ();
16711   else
16712     OP_E (bytemode, sizeflag);
16713 }
16714
16715 static void
16716 OP_0f07 (int bytemode, int sizeflag)
16717 {
16718   if (modrm.mod != 3 || modrm.rm != 0)
16719     BadOp ();
16720   else
16721     OP_E (bytemode, sizeflag);
16722 }
16723
16724 /* NOP is an alias of "xchg %ax,%ax" in 16bit mode, "xchg %eax,%eax" in
16725    32bit mode and "xchg %rax,%rax" in 64bit mode.  */
16726
16727 static void
16728 NOP_Fixup1 (int bytemode, int sizeflag)
16729 {
16730   if ((prefixes & PREFIX_DATA) != 0
16731       || (rex != 0
16732           && rex != 0x48
16733           && address_mode == mode_64bit))
16734     OP_REG (bytemode, sizeflag);
16735   else
16736     strcpy (obuf, "nop");
16737 }
16738
16739 static void
16740 NOP_Fixup2 (int bytemode, int sizeflag)
16741 {
16742   if ((prefixes & PREFIX_DATA) != 0
16743       || (rex != 0
16744           && rex != 0x48
16745           && address_mode == mode_64bit))
16746     OP_IMREG (bytemode, sizeflag);
16747 }
16748
16749 static const char *const Suffix3DNow[] = {
16750 /* 00 */        NULL,           NULL,           NULL,           NULL,
16751 /* 04 */        NULL,           NULL,           NULL,           NULL,
16752 /* 08 */        NULL,           NULL,           NULL,           NULL,
16753 /* 0C */        "pi2fw",        "pi2fd",        NULL,           NULL,
16754 /* 10 */        NULL,           NULL,           NULL,           NULL,
16755 /* 14 */        NULL,           NULL,           NULL,           NULL,
16756 /* 18 */        NULL,           NULL,           NULL,           NULL,
16757 /* 1C */        "pf2iw",        "pf2id",        NULL,           NULL,
16758 /* 20 */        NULL,           NULL,           NULL,           NULL,
16759 /* 24 */        NULL,           NULL,           NULL,           NULL,
16760 /* 28 */        NULL,           NULL,           NULL,           NULL,
16761 /* 2C */        NULL,           NULL,           NULL,           NULL,
16762 /* 30 */        NULL,           NULL,           NULL,           NULL,
16763 /* 34 */        NULL,           NULL,           NULL,           NULL,
16764 /* 38 */        NULL,           NULL,           NULL,           NULL,
16765 /* 3C */        NULL,           NULL,           NULL,           NULL,
16766 /* 40 */        NULL,           NULL,           NULL,           NULL,
16767 /* 44 */        NULL,           NULL,           NULL,           NULL,
16768 /* 48 */        NULL,           NULL,           NULL,           NULL,
16769 /* 4C */        NULL,           NULL,           NULL,           NULL,
16770 /* 50 */        NULL,           NULL,           NULL,           NULL,
16771 /* 54 */        NULL,           NULL,           NULL,           NULL,
16772 /* 58 */        NULL,           NULL,           NULL,           NULL,
16773 /* 5C */        NULL,           NULL,           NULL,           NULL,
16774 /* 60 */        NULL,           NULL,           NULL,           NULL,
16775 /* 64 */        NULL,           NULL,           NULL,           NULL,
16776 /* 68 */        NULL,           NULL,           NULL,           NULL,
16777 /* 6C */        NULL,           NULL,           NULL,           NULL,
16778 /* 70 */        NULL,           NULL,           NULL,           NULL,
16779 /* 74 */        NULL,           NULL,           NULL,           NULL,
16780 /* 78 */        NULL,           NULL,           NULL,           NULL,
16781 /* 7C */        NULL,           NULL,           NULL,           NULL,
16782 /* 80 */        NULL,           NULL,           NULL,           NULL,
16783 /* 84 */        NULL,           NULL,           NULL,           NULL,
16784 /* 88 */        NULL,           NULL,           "pfnacc",       NULL,
16785 /* 8C */        NULL,           NULL,           "pfpnacc",      NULL,
16786 /* 90 */        "pfcmpge",      NULL,           NULL,           NULL,
16787 /* 94 */        "pfmin",        NULL,           "pfrcp",        "pfrsqrt",
16788 /* 98 */        NULL,           NULL,           "pfsub",        NULL,
16789 /* 9C */        NULL,           NULL,           "pfadd",        NULL,
16790 /* A0 */        "pfcmpgt",      NULL,           NULL,           NULL,
16791 /* A4 */        "pfmax",        NULL,           "pfrcpit1",     "pfrsqit1",
16792 /* A8 */        NULL,           NULL,           "pfsubr",       NULL,
16793 /* AC */        NULL,           NULL,           "pfacc",        NULL,
16794 /* B0 */        "pfcmpeq",      NULL,           NULL,           NULL,
16795 /* B4 */        "pfmul",        NULL,           "pfrcpit2",     "pmulhrw",
16796 /* B8 */        NULL,           NULL,           NULL,           "pswapd",
16797 /* BC */        NULL,           NULL,           NULL,           "pavgusb",
16798 /* C0 */        NULL,           NULL,           NULL,           NULL,
16799 /* C4 */        NULL,           NULL,           NULL,           NULL,
16800 /* C8 */        NULL,           NULL,           NULL,           NULL,
16801 /* CC */        NULL,           NULL,           NULL,           NULL,
16802 /* D0 */        NULL,           NULL,           NULL,           NULL,
16803 /* D4 */        NULL,           NULL,           NULL,           NULL,
16804 /* D8 */        NULL,           NULL,           NULL,           NULL,
16805 /* DC */        NULL,           NULL,           NULL,           NULL,
16806 /* E0 */        NULL,           NULL,           NULL,           NULL,
16807 /* E4 */        NULL,           NULL,           NULL,           NULL,
16808 /* E8 */        NULL,           NULL,           NULL,           NULL,
16809 /* EC */        NULL,           NULL,           NULL,           NULL,
16810 /* F0 */        NULL,           NULL,           NULL,           NULL,
16811 /* F4 */        NULL,           NULL,           NULL,           NULL,
16812 /* F8 */        NULL,           NULL,           NULL,           NULL,
16813 /* FC */        NULL,           NULL,           NULL,           NULL,
16814 };
16815
16816 static void
16817 OP_3DNowSuffix (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16818 {
16819   const char *mnemonic;
16820
16821   FETCH_DATA (the_info, codep + 1);
16822   /* AMD 3DNow! instructions are specified by an opcode suffix in the
16823      place where an 8-bit immediate would normally go.  ie. the last
16824      byte of the instruction.  */
16825   obufp = mnemonicendp;
16826   mnemonic = Suffix3DNow[*codep++ & 0xff];
16827   if (mnemonic)
16828     oappend (mnemonic);
16829   else
16830     {
16831       /* Since a variable sized modrm/sib chunk is between the start
16832          of the opcode (0x0f0f) and the opcode suffix, we need to do
16833          all the modrm processing first, and don't know until now that
16834          we have a bad opcode.  This necessitates some cleaning up.  */
16835       op_out[0][0] = '\0';
16836       op_out[1][0] = '\0';
16837       BadOp ();
16838     }
16839   mnemonicendp = obufp;
16840 }
16841
16842 static struct op simd_cmp_op[] =
16843 {
16844   { STRING_COMMA_LEN ("eq") },
16845   { STRING_COMMA_LEN ("lt") },
16846   { STRING_COMMA_LEN ("le") },
16847   { STRING_COMMA_LEN ("unord") },
16848   { STRING_COMMA_LEN ("neq") },
16849   { STRING_COMMA_LEN ("nlt") },
16850   { STRING_COMMA_LEN ("nle") },
16851   { STRING_COMMA_LEN ("ord") }
16852 };
16853
16854 static void
16855 CMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16856 {
16857   unsigned int cmp_type;
16858
16859   FETCH_DATA (the_info, codep + 1);
16860   cmp_type = *codep++ & 0xff;
16861   if (cmp_type < ARRAY_SIZE (simd_cmp_op))
16862     {
16863       char suffix [3];
16864       char *p = mnemonicendp - 2;
16865       suffix[0] = p[0];
16866       suffix[1] = p[1];
16867       suffix[2] = '\0';
16868       sprintf (p, "%s%s", simd_cmp_op[cmp_type].name, suffix);
16869       mnemonicendp += simd_cmp_op[cmp_type].len;
16870     }
16871   else
16872     {
16873       /* We have a reserved extension byte.  Output it directly.  */
16874       scratchbuf[0] = '$';
16875       print_operand_value (scratchbuf + 1, 1, cmp_type);
16876       oappend_maybe_intel (scratchbuf);
16877       scratchbuf[0] = '\0';
16878     }
16879 }
16880
16881 static void
16882 OP_Mwaitx (int bytemode ATTRIBUTE_UNUSED,
16883           int sizeflag ATTRIBUTE_UNUSED)
16884 {
16885   /* mwaitx %eax,%ecx,%ebx */
16886   if (!intel_syntax)
16887     {
16888       const char **names = (address_mode == mode_64bit
16889                             ? names64 : names32);
16890       strcpy (op_out[0], names[0]);
16891       strcpy (op_out[1], names[1]);
16892       strcpy (op_out[2], names[3]);
16893       two_source_ops = 1;
16894     }
16895   /* Skip mod/rm byte.  */
16896   MODRM_CHECK;
16897   codep++;
16898 }
16899
16900 static void
16901 OP_Mwait (int bytemode ATTRIBUTE_UNUSED,
16902           int sizeflag ATTRIBUTE_UNUSED)
16903 {
16904   /* mwait %eax,%ecx  */
16905   if (!intel_syntax)
16906     {
16907       const char **names = (address_mode == mode_64bit
16908                             ? names64 : names32);
16909       strcpy (op_out[0], names[0]);
16910       strcpy (op_out[1], names[1]);
16911       two_source_ops = 1;
16912     }
16913   /* Skip mod/rm byte.  */
16914   MODRM_CHECK;
16915   codep++;
16916 }
16917
16918 static void
16919 OP_Monitor (int bytemode ATTRIBUTE_UNUSED,
16920             int sizeflag ATTRIBUTE_UNUSED)
16921 {
16922   /* monitor %eax,%ecx,%edx"  */
16923   if (!intel_syntax)
16924     {
16925       const char **op1_names;
16926       const char **names = (address_mode == mode_64bit
16927                             ? names64 : names32);
16928
16929       if (!(prefixes & PREFIX_ADDR))
16930         op1_names = (address_mode == mode_16bit
16931                      ? names16 : names);
16932       else
16933         {
16934           /* Remove "addr16/addr32".  */
16935           all_prefixes[last_addr_prefix] = 0;
16936           op1_names = (address_mode != mode_32bit
16937                        ? names32 : names16);
16938           used_prefixes |= PREFIX_ADDR;
16939         }
16940       strcpy (op_out[0], op1_names[0]);
16941       strcpy (op_out[1], names[1]);
16942       strcpy (op_out[2], names[2]);
16943       two_source_ops = 1;
16944     }
16945   /* Skip mod/rm byte.  */
16946   MODRM_CHECK;
16947   codep++;
16948 }
16949
16950 static void
16951 BadOp (void)
16952 {
16953   /* Throw away prefixes and 1st. opcode byte.  */
16954   codep = insn_codep + 1;
16955   oappend ("(bad)");
16956 }
16957
16958 static void
16959 REP_Fixup (int bytemode, int sizeflag)
16960 {
16961   /* The 0xf3 prefix should be displayed as "rep" for ins, outs, movs,
16962      lods and stos.  */
16963   if (prefixes & PREFIX_REPZ)
16964     all_prefixes[last_repz_prefix] = REP_PREFIX;
16965
16966   switch (bytemode)
16967     {
16968     case al_reg:
16969     case eAX_reg:
16970     case indir_dx_reg:
16971       OP_IMREG (bytemode, sizeflag);
16972       break;
16973     case eDI_reg:
16974       OP_ESreg (bytemode, sizeflag);
16975       break;
16976     case eSI_reg:
16977       OP_DSreg (bytemode, sizeflag);
16978       break;
16979     default:
16980       abort ();
16981       break;
16982     }
16983 }
16984
16985 /* For BND-prefixed instructions 0xF2 prefix should be displayed as
16986    "bnd".  */
16987
16988 static void
16989 BND_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
16990 {
16991   if (prefixes & PREFIX_REPNZ)
16992     all_prefixes[last_repnz_prefix] = BND_PREFIX;
16993 }
16994
16995 /* Similar to OP_E.  But the 0xf2/0xf3 prefixes should be displayed as
16996    "xacquire"/"xrelease" for memory operand if there is a LOCK prefix.
16997  */
16998
16999 static void
17000 HLE_Fixup1 (int bytemode, int sizeflag)
17001 {
17002   if (modrm.mod != 3
17003       && (prefixes & PREFIX_LOCK) != 0)
17004     {
17005       if (prefixes & PREFIX_REPZ)
17006         all_prefixes[last_repz_prefix] = XRELEASE_PREFIX;
17007       if (prefixes & PREFIX_REPNZ)
17008         all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX;
17009     }
17010
17011   OP_E (bytemode, sizeflag);
17012 }
17013
17014 /* Similar to OP_E.  But the 0xf2/0xf3 prefixes should be displayed as
17015    "xacquire"/"xrelease" for memory operand.  No check for LOCK prefix.
17016  */
17017
17018 static void
17019 HLE_Fixup2 (int bytemode, int sizeflag)
17020 {
17021   if (modrm.mod != 3)
17022     {
17023       if (prefixes & PREFIX_REPZ)
17024         all_prefixes[last_repz_prefix] = XRELEASE_PREFIX;
17025       if (prefixes & PREFIX_REPNZ)
17026         all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX;
17027     }
17028
17029   OP_E (bytemode, sizeflag);
17030 }
17031
17032 /* Similar to OP_E.  But the 0xf3 prefixes should be displayed as
17033    "xrelease" for memory operand.  No check for LOCK prefix.   */
17034
17035 static void
17036 HLE_Fixup3 (int bytemode, int sizeflag)
17037 {
17038   if (modrm.mod != 3
17039       && last_repz_prefix > last_repnz_prefix
17040       && (prefixes & PREFIX_REPZ) != 0)
17041     all_prefixes[last_repz_prefix] = XRELEASE_PREFIX;
17042
17043   OP_E (bytemode, sizeflag);
17044 }
17045
17046 static void
17047 CMPXCHG8B_Fixup (int bytemode, int sizeflag)
17048 {
17049   USED_REX (REX_W);
17050   if (rex & REX_W)
17051     {
17052       /* Change cmpxchg8b to cmpxchg16b.  */
17053       char *p = mnemonicendp - 2;
17054       mnemonicendp = stpcpy (p, "16b");
17055       bytemode = o_mode;
17056     }
17057   else if ((prefixes & PREFIX_LOCK) != 0)
17058     {
17059       if (prefixes & PREFIX_REPZ)
17060         all_prefixes[last_repz_prefix] = XRELEASE_PREFIX;
17061       if (prefixes & PREFIX_REPNZ)
17062         all_prefixes[last_repnz_prefix] = XACQUIRE_PREFIX;
17063     }
17064
17065   OP_M (bytemode, sizeflag);
17066 }
17067
17068 static void
17069 XMM_Fixup (int reg, int sizeflag ATTRIBUTE_UNUSED)
17070 {
17071   const char **names;
17072
17073   if (need_vex)
17074     {
17075       switch (vex.length)
17076         {
17077         case 128:
17078           names = names_xmm;
17079           break;
17080         case 256:
17081           names = names_ymm;
17082           break;
17083         default:
17084           abort ();
17085         }
17086     }
17087   else
17088     names = names_xmm;
17089   oappend (names[reg]);
17090 }
17091
17092 static void
17093 CRC32_Fixup (int bytemode, int sizeflag)
17094 {
17095   /* Add proper suffix to "crc32".  */
17096   char *p = mnemonicendp;
17097
17098   switch (bytemode)
17099     {
17100     case b_mode:
17101       if (intel_syntax)
17102         goto skip;
17103
17104       *p++ = 'b';
17105       break;
17106     case v_mode:
17107       if (intel_syntax)
17108         goto skip;
17109
17110       USED_REX (REX_W);
17111       if (rex & REX_W)
17112         *p++ = 'q';
17113       else
17114         {
17115           if (sizeflag & DFLAG)
17116             *p++ = 'l';
17117           else
17118             *p++ = 'w';
17119           used_prefixes |= (prefixes & PREFIX_DATA);
17120         }
17121       break;
17122     default:
17123       oappend (INTERNAL_DISASSEMBLER_ERROR);
17124       break;
17125     }
17126   mnemonicendp = p;
17127   *p = '\0';
17128
17129 skip:
17130   if (modrm.mod == 3)
17131     {
17132       int add;
17133
17134       /* Skip mod/rm byte.  */
17135       MODRM_CHECK;
17136       codep++;
17137
17138       USED_REX (REX_B);
17139       add = (rex & REX_B) ? 8 : 0;
17140       if (bytemode == b_mode)
17141         {
17142           USED_REX (0);
17143           if (rex)
17144             oappend (names8rex[modrm.rm + add]);
17145           else
17146             oappend (names8[modrm.rm + add]);
17147         }
17148       else
17149         {
17150           USED_REX (REX_W);
17151           if (rex & REX_W)
17152             oappend (names64[modrm.rm + add]);
17153           else if ((prefixes & PREFIX_DATA))
17154             oappend (names16[modrm.rm + add]);
17155           else
17156             oappend (names32[modrm.rm + add]);
17157         }
17158     }
17159   else
17160     OP_E (bytemode, sizeflag);
17161 }
17162
17163 static void
17164 FXSAVE_Fixup (int bytemode, int sizeflag)
17165 {
17166   /* Add proper suffix to "fxsave" and "fxrstor".  */
17167   USED_REX (REX_W);
17168   if (rex & REX_W)
17169     {
17170       char *p = mnemonicendp;
17171       *p++ = '6';
17172       *p++ = '4';
17173       *p = '\0';
17174       mnemonicendp = p;
17175     }
17176   OP_M (bytemode, sizeflag);
17177 }
17178
17179 /* Display the destination register operand for instructions with
17180    VEX. */
17181
17182 static void
17183 OP_VEX (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
17184 {
17185   int reg;
17186   const char **names;
17187
17188   if (!need_vex)
17189     abort ();
17190
17191   if (!need_vex_reg)
17192     return;
17193
17194   reg = vex.register_specifier;
17195   if (vex.evex)
17196     {
17197       if (!vex.v)
17198         reg += 16;
17199     }
17200
17201   if (bytemode == vex_scalar_mode)
17202     {
17203       oappend (names_xmm[reg]);
17204       return;
17205     }
17206
17207   switch (vex.length)
17208     {
17209     case 128:
17210       switch (bytemode)
17211         {
17212         case vex_mode:
17213         case vex128_mode:
17214         case vex_vsib_q_w_dq_mode:
17215         case vex_vsib_q_w_d_mode:
17216           names = names_xmm;
17217           break;
17218         case dq_mode:
17219           if (vex.w)
17220             names = names64;
17221           else
17222             names = names32;
17223           break;
17224         case mask_bd_mode:
17225         case mask_mode:
17226           names = names_mask;
17227           break;
17228         default:
17229           abort ();
17230           return;
17231         }
17232       break;
17233     case 256:
17234       switch (bytemode)
17235         {
17236         case vex_mode:
17237         case vex256_mode:
17238           names = names_ymm;
17239           break;
17240         case vex_vsib_q_w_dq_mode:
17241         case vex_vsib_q_w_d_mode:
17242           names = vex.w ? names_ymm : names_xmm;
17243           break;
17244         case mask_bd_mode:
17245         case mask_mode:
17246           names = names_mask;
17247           break;
17248         default:
17249           abort ();
17250           return;
17251         }
17252       break;
17253     case 512:
17254       names = names_zmm;
17255       break;
17256     default:
17257       abort ();
17258       break;
17259     }
17260   oappend (names[reg]);
17261 }
17262
17263 /* Get the VEX immediate byte without moving codep.  */
17264
17265 static unsigned char
17266 get_vex_imm8 (int sizeflag, int opnum)
17267 {
17268   int bytes_before_imm = 0;
17269
17270   if (modrm.mod != 3)
17271     {
17272       /* There are SIB/displacement bytes.  */
17273       if ((sizeflag & AFLAG) || address_mode == mode_64bit)
17274         {
17275           /* 32/64 bit address mode */
17276           int base = modrm.rm;
17277
17278           /* Check SIB byte.  */
17279           if (base == 4)
17280             {
17281               FETCH_DATA (the_info, codep + 1);
17282               base = *codep & 7;
17283               /* When decoding the third source, don't increase
17284                  bytes_before_imm as this has already been incremented
17285                  by one in OP_E_memory while decoding the second
17286                  source operand.  */
17287               if (opnum == 0)
17288                 bytes_before_imm++;
17289             }
17290
17291           /* Don't increase bytes_before_imm when decoding the third source,
17292              it has already been incremented by OP_E_memory while decoding
17293              the second source operand.  */
17294           if (opnum == 0)
17295             {
17296               switch (modrm.mod)
17297                 {
17298                   case 0:
17299                     /* When modrm.rm == 5 or modrm.rm == 4 and base in
17300                        SIB == 5, there is a 4 byte displacement.  */
17301                     if (base != 5)
17302                       /* No displacement. */
17303                       break;
17304                   case 2:
17305                     /* 4 byte displacement.  */
17306                     bytes_before_imm += 4;
17307                     break;
17308                   case 1:
17309                     /* 1 byte displacement.  */
17310                     bytes_before_imm++;
17311                     break;
17312                 }
17313             }
17314         }
17315       else
17316         {
17317           /* 16 bit address mode */
17318           /* Don't increase bytes_before_imm when decoding the third source,
17319              it has already been incremented by OP_E_memory while decoding
17320              the second source operand.  */
17321           if (opnum == 0)
17322             {
17323               switch (modrm.mod)
17324                 {
17325                 case 0:
17326                   /* When modrm.rm == 6, there is a 2 byte displacement.  */
17327                   if (modrm.rm != 6)
17328                     /* No displacement. */
17329                     break;
17330                 case 2:
17331                   /* 2 byte displacement.  */
17332                   bytes_before_imm += 2;
17333                   break;
17334                 case 1:
17335                   /* 1 byte displacement: when decoding the third source,
17336                      don't increase bytes_before_imm as this has already
17337                      been incremented by one in OP_E_memory while decoding
17338                      the second source operand.  */
17339                   if (opnum == 0)
17340                     bytes_before_imm++;
17341
17342                   break;
17343                 }
17344             }
17345         }
17346     }
17347
17348   FETCH_DATA (the_info, codep + bytes_before_imm + 1);
17349   return codep [bytes_before_imm];
17350 }
17351
17352 static void
17353 OP_EX_VexReg (int bytemode, int sizeflag, int reg)
17354 {
17355   const char **names;
17356
17357   if (reg == -1 && modrm.mod != 3)
17358     {
17359       OP_E_memory (bytemode, sizeflag);
17360       return;
17361     }
17362   else
17363     {
17364       if (reg == -1)
17365         {
17366           reg = modrm.rm;
17367           USED_REX (REX_B);
17368           if (rex & REX_B)
17369             reg += 8;
17370         }
17371       else if (reg > 7 && address_mode != mode_64bit)
17372         BadOp ();
17373     }
17374
17375   switch (vex.length)
17376     {
17377     case 128:
17378       names = names_xmm;
17379       break;
17380     case 256:
17381       names = names_ymm;
17382       break;
17383     default:
17384       abort ();
17385     }
17386   oappend (names[reg]);
17387 }
17388
17389 static void
17390 OP_EX_VexImmW (int bytemode, int sizeflag)
17391 {
17392   int reg = -1;
17393   static unsigned char vex_imm8;
17394
17395   if (vex_w_done == 0)
17396     {
17397       vex_w_done = 1;
17398
17399       /* Skip mod/rm byte.  */
17400       MODRM_CHECK;
17401       codep++;
17402
17403       vex_imm8 = get_vex_imm8 (sizeflag, 0);
17404
17405       if (vex.w)
17406           reg = vex_imm8 >> 4;
17407
17408       OP_EX_VexReg (bytemode, sizeflag, reg);
17409     }
17410   else if (vex_w_done == 1)
17411     {
17412       vex_w_done = 2;
17413
17414       if (!vex.w)
17415           reg = vex_imm8 >> 4;
17416
17417       OP_EX_VexReg (bytemode, sizeflag, reg);
17418     }
17419   else
17420     {
17421       /* Output the imm8 directly.  */
17422       scratchbuf[0] = '$';
17423       print_operand_value (scratchbuf + 1, 1, vex_imm8 & 0xf);
17424       oappend_maybe_intel (scratchbuf);
17425       scratchbuf[0] = '\0';
17426       codep++;
17427     }
17428 }
17429
17430 static void
17431 OP_Vex_2src (int bytemode, int sizeflag)
17432 {
17433   if (modrm.mod == 3)
17434     {
17435       int reg = modrm.rm;
17436       USED_REX (REX_B);
17437       if (rex & REX_B)
17438         reg += 8;
17439       oappend (names_xmm[reg]);
17440     }
17441   else
17442     {
17443       if (intel_syntax
17444           && (bytemode == v_mode || bytemode == v_swap_mode))
17445         {
17446           bytemode = (prefixes & PREFIX_DATA) ? x_mode : q_mode;
17447           used_prefixes |= (prefixes & PREFIX_DATA);
17448         }
17449       OP_E (bytemode, sizeflag);
17450     }
17451 }
17452
17453 static void
17454 OP_Vex_2src_1 (int bytemode, int sizeflag)
17455 {
17456   if (modrm.mod == 3)
17457     {
17458       /* Skip mod/rm byte.   */
17459       MODRM_CHECK;
17460       codep++;
17461     }
17462
17463   if (vex.w)
17464     oappend (names_xmm[vex.register_specifier]);
17465   else
17466     OP_Vex_2src (bytemode, sizeflag);
17467 }
17468
17469 static void
17470 OP_Vex_2src_2 (int bytemode, int sizeflag)
17471 {
17472   if (vex.w)
17473     OP_Vex_2src (bytemode, sizeflag);
17474   else
17475     oappend (names_xmm[vex.register_specifier]);
17476 }
17477
17478 static void
17479 OP_EX_VexW (int bytemode, int sizeflag)
17480 {
17481   int reg = -1;
17482
17483   if (!vex_w_done)
17484     {
17485       vex_w_done = 1;
17486
17487       /* Skip mod/rm byte.  */
17488       MODRM_CHECK;
17489       codep++;
17490
17491       if (vex.w)
17492         reg = get_vex_imm8 (sizeflag, 0) >> 4;
17493     }
17494   else
17495     {
17496       if (!vex.w)
17497         reg = get_vex_imm8 (sizeflag, 1) >> 4;
17498     }
17499
17500   OP_EX_VexReg (bytemode, sizeflag, reg);
17501 }
17502
17503 static void
17504 VEXI4_Fixup (int bytemode ATTRIBUTE_UNUSED,
17505              int sizeflag ATTRIBUTE_UNUSED)
17506 {
17507   /* Skip the immediate byte and check for invalid bits.  */
17508   FETCH_DATA (the_info, codep + 1);
17509   if (*codep++ & 0xf)
17510     BadOp ();
17511 }
17512
17513 static void
17514 OP_REG_VexI4 (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
17515 {
17516   int reg;
17517   const char **names;
17518
17519   FETCH_DATA (the_info, codep + 1);
17520   reg = *codep++;
17521
17522   if (bytemode != x_mode)
17523     abort ();
17524
17525   if (reg & 0xf)
17526       BadOp ();
17527
17528   reg >>= 4;
17529   if (reg > 7 && address_mode != mode_64bit)
17530     BadOp ();
17531
17532   switch (vex.length)
17533     {
17534     case 128:
17535       names = names_xmm;
17536       break;
17537     case 256:
17538       names = names_ymm;
17539       break;
17540     default:
17541       abort ();
17542     }
17543   oappend (names[reg]);
17544 }
17545
17546 static void
17547 OP_XMM_VexW (int bytemode, int sizeflag)
17548 {
17549   /* Turn off the REX.W bit since it is used for swapping operands
17550      now.  */
17551   rex &= ~REX_W;
17552   OP_XMM (bytemode, sizeflag);
17553 }
17554
17555 static void
17556 OP_EX_Vex (int bytemode, int sizeflag)
17557 {
17558   if (modrm.mod != 3)
17559     {
17560       if (vex.register_specifier != 0)
17561         BadOp ();
17562       need_vex_reg = 0;
17563     }
17564   OP_EX (bytemode, sizeflag);
17565 }
17566
17567 static void
17568 OP_XMM_Vex (int bytemode, int sizeflag)
17569 {
17570   if (modrm.mod != 3)
17571     {
17572       if (vex.register_specifier != 0)
17573         BadOp ();
17574       need_vex_reg = 0;
17575     }
17576   OP_XMM (bytemode, sizeflag);
17577 }
17578
17579 static void
17580 VZERO_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
17581 {
17582   switch (vex.length)
17583     {
17584     case 128:
17585       mnemonicendp = stpcpy (obuf, "vzeroupper");
17586       break;
17587     case 256:
17588       mnemonicendp = stpcpy (obuf, "vzeroall");
17589       break;
17590     default:
17591       abort ();
17592     }
17593 }
17594
17595 static struct op vex_cmp_op[] =
17596 {
17597   { STRING_COMMA_LEN ("eq") },
17598   { STRING_COMMA_LEN ("lt") },
17599   { STRING_COMMA_LEN ("le") },
17600   { STRING_COMMA_LEN ("unord") },
17601   { STRING_COMMA_LEN ("neq") },
17602   { STRING_COMMA_LEN ("nlt") },
17603   { STRING_COMMA_LEN ("nle") },
17604   { STRING_COMMA_LEN ("ord") },
17605   { STRING_COMMA_LEN ("eq_uq") },
17606   { STRING_COMMA_LEN ("nge") },
17607   { STRING_COMMA_LEN ("ngt") },
17608   { STRING_COMMA_LEN ("false") },
17609   { STRING_COMMA_LEN ("neq_oq") },
17610   { STRING_COMMA_LEN ("ge") },
17611   { STRING_COMMA_LEN ("gt") },
17612   { STRING_COMMA_LEN ("true") },
17613   { STRING_COMMA_LEN ("eq_os") },
17614   { STRING_COMMA_LEN ("lt_oq") },
17615   { STRING_COMMA_LEN ("le_oq") },
17616   { STRING_COMMA_LEN ("unord_s") },
17617   { STRING_COMMA_LEN ("neq_us") },
17618   { STRING_COMMA_LEN ("nlt_uq") },
17619   { STRING_COMMA_LEN ("nle_uq") },
17620   { STRING_COMMA_LEN ("ord_s") },
17621   { STRING_COMMA_LEN ("eq_us") },
17622   { STRING_COMMA_LEN ("nge_uq") },
17623   { STRING_COMMA_LEN ("ngt_uq") },
17624   { STRING_COMMA_LEN ("false_os") },
17625   { STRING_COMMA_LEN ("neq_os") },
17626   { STRING_COMMA_LEN ("ge_oq") },
17627   { STRING_COMMA_LEN ("gt_oq") },
17628   { STRING_COMMA_LEN ("true_us") },
17629 };
17630
17631 static void
17632 VCMP_Fixup (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
17633 {
17634   unsigned int cmp_type;
17635
17636   FETCH_DATA (the_info, codep + 1);
17637   cmp_type = *codep++ & 0xff;
17638   if (cmp_type < ARRAY_SIZE (vex_cmp_op))
17639     {
17640       char suffix [3];
17641       char *p = mnemonicendp - 2;
17642       suffix[0] = p[0];
17643       suffix[1] = p[1];
17644       suffix[2] = '\0';
17645       sprintf (p, "%s%s", vex_cmp_op[cmp_type].name, suffix);
17646       mnemonicendp += vex_cmp_op[cmp_type].len;
17647     }
17648   else
17649     {
17650       /* We have a reserved extension byte.  Output it directly.  */
17651       scratchbuf[0] = '$';
17652       print_operand_value (scratchbuf + 1, 1, cmp_type);
17653       oappend_maybe_intel (scratchbuf);
17654       scratchbuf[0] = '\0';
17655     }
17656 }
17657
17658 static void
17659 VPCMP_Fixup (int bytemode ATTRIBUTE_UNUSED,
17660              int sizeflag ATTRIBUTE_UNUSED)
17661 {
17662   unsigned int cmp_type;
17663
17664   if (!vex.evex)
17665     abort ();
17666
17667   FETCH_DATA (the_info, codep + 1);
17668   cmp_type = *codep++ & 0xff;
17669   /* There are aliases for immediates 0, 1, 2, 4, 5, 6.
17670      If it's the case, print suffix, otherwise - print the immediate.  */
17671   if (cmp_type < ARRAY_SIZE (simd_cmp_op)
17672       && cmp_type != 3
17673       && cmp_type != 7)
17674     {
17675       char suffix [3];
17676       char *p = mnemonicendp - 2;
17677
17678       /* vpcmp* can have both one- and two-lettered suffix.  */
17679       if (p[0] == 'p')
17680         {
17681           p++;
17682           suffix[0] = p[0];
17683           suffix[1] = '\0';
17684         }
17685       else
17686         {
17687           suffix[0] = p[0];
17688           suffix[1] = p[1];
17689           suffix[2] = '\0';
17690         }
17691
17692       sprintf (p, "%s%s", simd_cmp_op[cmp_type].name, suffix);
17693       mnemonicendp += simd_cmp_op[cmp_type].len;
17694     }
17695   else
17696     {
17697       /* We have a reserved extension byte.  Output it directly.  */
17698       scratchbuf[0] = '$';
17699       print_operand_value (scratchbuf + 1, 1, cmp_type);
17700       oappend_maybe_intel (scratchbuf);
17701       scratchbuf[0] = '\0';
17702     }
17703 }
17704
17705 static const struct op pclmul_op[] =
17706 {
17707   { STRING_COMMA_LEN ("lql") },
17708   { STRING_COMMA_LEN ("hql") },
17709   { STRING_COMMA_LEN ("lqh") },
17710   { STRING_COMMA_LEN ("hqh") }
17711 };
17712
17713 static void
17714 PCLMUL_Fixup (int bytemode ATTRIBUTE_UNUSED,
17715               int sizeflag ATTRIBUTE_UNUSED)
17716 {
17717   unsigned int pclmul_type;
17718
17719   FETCH_DATA (the_info, codep + 1);
17720   pclmul_type = *codep++ & 0xff;
17721   switch (pclmul_type)
17722     {
17723     case 0x10:
17724       pclmul_type = 2;
17725       break;
17726     case 0x11:
17727       pclmul_type = 3;
17728       break;
17729     default:
17730       break;
17731     }
17732   if (pclmul_type < ARRAY_SIZE (pclmul_op))
17733     {
17734       char suffix [4];
17735       char *p = mnemonicendp - 3;
17736       suffix[0] = p[0];
17737       suffix[1] = p[1];
17738       suffix[2] = p[2];
17739       suffix[3] = '\0';
17740       sprintf (p, "%s%s", pclmul_op[pclmul_type].name, suffix);
17741       mnemonicendp += pclmul_op[pclmul_type].len;
17742     }
17743   else
17744     {
17745       /* We have a reserved extension byte.  Output it directly.  */
17746       scratchbuf[0] = '$';
17747       print_operand_value (scratchbuf + 1, 1, pclmul_type);
17748       oappend_maybe_intel (scratchbuf);
17749       scratchbuf[0] = '\0';
17750     }
17751 }
17752
17753 static void
17754 MOVBE_Fixup (int bytemode, int sizeflag)
17755 {
17756   /* Add proper suffix to "movbe".  */
17757   char *p = mnemonicendp;
17758
17759   switch (bytemode)
17760     {
17761     case v_mode:
17762       if (intel_syntax)
17763         goto skip;
17764
17765       USED_REX (REX_W);
17766       if (sizeflag & SUFFIX_ALWAYS)
17767         {
17768           if (rex & REX_W)
17769             *p++ = 'q';
17770           else
17771             {
17772               if (sizeflag & DFLAG)
17773                 *p++ = 'l';
17774               else
17775                 *p++ = 'w';
17776               used_prefixes |= (prefixes & PREFIX_DATA);
17777             }
17778         }
17779       break;
17780     default:
17781       oappend (INTERNAL_DISASSEMBLER_ERROR);
17782       break;
17783     }
17784   mnemonicendp = p;
17785   *p = '\0';
17786
17787 skip:
17788   OP_M (bytemode, sizeflag);
17789 }
17790
17791 static void
17792 OP_LWPCB_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
17793 {
17794   int reg;
17795   const char **names;
17796
17797   /* Skip mod/rm byte.  */
17798   MODRM_CHECK;
17799   codep++;
17800
17801   if (vex.w)
17802     names = names64;
17803   else
17804     names = names32;
17805
17806   reg = modrm.rm;
17807   USED_REX (REX_B);
17808   if (rex & REX_B)
17809     reg += 8;
17810
17811   oappend (names[reg]);
17812 }
17813
17814 static void
17815 OP_LWP_E (int bytemode ATTRIBUTE_UNUSED, int sizeflag ATTRIBUTE_UNUSED)
17816 {
17817   const char **names;
17818
17819   if (vex.w)
17820     names = names64;
17821   else
17822     names = names32;
17823
17824   oappend (names[vex.register_specifier]);
17825 }
17826
17827 static void
17828 OP_Mask (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
17829 {
17830   if (!vex.evex
17831       || (bytemode != mask_mode && bytemode != mask_bd_mode))
17832     abort ();
17833
17834   USED_REX (REX_R);
17835   if ((rex & REX_R) != 0 || !vex.r)
17836     {
17837       BadOp ();
17838       return;
17839     }
17840
17841   oappend (names_mask [modrm.reg]);
17842 }
17843
17844 static void
17845 OP_Rounding (int bytemode, int sizeflag ATTRIBUTE_UNUSED)
17846 {
17847   if (!vex.evex
17848       || (bytemode != evex_rounding_mode
17849           && bytemode != evex_sae_mode))
17850     abort ();
17851   if (modrm.mod == 3 && vex.b)
17852     switch (bytemode)
17853       {
17854       case evex_rounding_mode:
17855         oappend (names_rounding[vex.ll]);
17856         break;
17857       case evex_sae_mode:
17858         oappend ("{sae}");
17859         break;
17860       default:
17861         break;
17862       }
17863 }