1 /* ppc-dis.c -- Disassemble PowerPC instructions
2 Copyright 1994, 1995, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007,
3 2008, 2009, 2010 Free Software Foundation, Inc.
4 Written by Ian Lance Taylor, Cygnus Support
6 This file is part of the GNU opcodes library.
8 This library is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 3, or (at your option)
13 It is distributed in the hope that it will be useful, but WITHOUT
14 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
16 License for more details.
18 You should have received a copy of the GNU General Public License
19 along with this file; see the file COPYING. If not, write to the
20 Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
21 MA 02110-1301, USA. */
27 #include "opcode/ppc.h"
29 /* This file provides several disassembler functions, all of which use
30 the disassembler interface defined in dis-asm.h. Several functions
31 are provided because this file handles disassembly for the PowerPC
32 in both big and little endian mode and also for the POWER (RS/6000)
34 static int print_insn_powerpc (bfd_vma
, struct disassemble_info
*, int,
39 /* Stash the result of parsing disassembler_options here. */
43 #define POWERPC_DIALECT(INFO) \
44 (((struct dis_private *) ((INFO)->private_data))->dialect)
52 struct ppc_mopt ppc_opts
[] = {
53 { "403", (PPC_OPCODE_PPC
| PPC_OPCODE_403
),
55 { "405", (PPC_OPCODE_PPC
| PPC_OPCODE_403
| PPC_OPCODE_405
),
57 { "440", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_440
58 | PPC_OPCODE_ISEL
| PPC_OPCODE_RFMCI
),
60 { "464", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_440
61 | PPC_OPCODE_ISEL
| PPC_OPCODE_RFMCI
),
63 { "476", (PPC_OPCODE_PPC
| PPC_OPCODE_ISEL
| PPC_OPCODE_440
64 | PPC_OPCODE_476
| PPC_OPCODE_POWER4
| PPC_OPCODE_POWER5
),
66 { "601", (PPC_OPCODE_PPC
| PPC_OPCODE_601
),
68 { "603", (PPC_OPCODE_PPC
),
70 { "604", (PPC_OPCODE_PPC
),
72 { "620", (PPC_OPCODE_PPC
| PPC_OPCODE_64
),
74 { "7400", (PPC_OPCODE_PPC
| PPC_OPCODE_ALTIVEC
),
76 { "7410", (PPC_OPCODE_PPC
| PPC_OPCODE_ALTIVEC
),
78 { "7450", (PPC_OPCODE_PPC
| PPC_OPCODE_ALTIVEC
),
80 { "7455", (PPC_OPCODE_PPC
| PPC_OPCODE_ALTIVEC
),
82 { "750cl", (PPC_OPCODE_PPC
| PPC_OPCODE_PPCPS
)
84 { "a2", (PPC_OPCODE_PPC
| PPC_OPCODE_ISEL
| PPC_OPCODE_POWER4
85 | PPC_OPCODE_POWER5
| PPC_OPCODE_CACHELCK
| PPC_OPCODE_64
88 { "altivec", (PPC_OPCODE_PPC
),
92 { "booke", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
),
94 { "booke32", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
),
96 { "cell", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
97 | PPC_OPCODE_CELL
| PPC_OPCODE_ALTIVEC
),
99 { "com", (PPC_OPCODE_COMMON
),
101 { "e300", (PPC_OPCODE_PPC
| PPC_OPCODE_E300
),
103 { "e500", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_SPE
104 | PPC_OPCODE_ISEL
| PPC_OPCODE_EFS
| PPC_OPCODE_BRLOCK
105 | PPC_OPCODE_PMR
| PPC_OPCODE_CACHELCK
| PPC_OPCODE_RFMCI
108 { "e500mc", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_ISEL
109 | PPC_OPCODE_PMR
| PPC_OPCODE_CACHELCK
| PPC_OPCODE_RFMCI
110 | PPC_OPCODE_E500MC
),
112 { "e500mc64", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_ISEL
113 | PPC_OPCODE_PMR
| PPC_OPCODE_CACHELCK
| PPC_OPCODE_RFMCI
114 | PPC_OPCODE_E500MC
| PPC_OPCODE_64
| PPC_OPCODE_POWER5
115 | PPC_OPCODE_POWER6
| PPC_OPCODE_POWER7
),
117 { "e500x2", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_SPE
118 | PPC_OPCODE_ISEL
| PPC_OPCODE_EFS
| PPC_OPCODE_BRLOCK
119 | PPC_OPCODE_PMR
| PPC_OPCODE_CACHELCK
| PPC_OPCODE_RFMCI
122 { "efs", (PPC_OPCODE_PPC
| PPC_OPCODE_EFS
),
124 { "power4", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
),
126 { "power5", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
127 | PPC_OPCODE_POWER5
),
129 { "power6", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
130 | PPC_OPCODE_POWER5
| PPC_OPCODE_POWER6
| PPC_OPCODE_ALTIVEC
),
132 { "power7", (PPC_OPCODE_PPC
| PPC_OPCODE_ISEL
| PPC_OPCODE_64
133 | PPC_OPCODE_POWER4
| PPC_OPCODE_POWER5
| PPC_OPCODE_POWER6
134 | PPC_OPCODE_POWER7
| PPC_OPCODE_ALTIVEC
| PPC_OPCODE_VSX
),
136 { "ppc", (PPC_OPCODE_PPC
),
138 { "ppc32", (PPC_OPCODE_PPC
),
140 { "ppc64", (PPC_OPCODE_PPC
| PPC_OPCODE_64
),
142 { "ppc64bridge", (PPC_OPCODE_PPC
| PPC_OPCODE_64_BRIDGE
),
144 { "ppcps", (PPC_OPCODE_PPC
| PPC_OPCODE_PPCPS
),
146 { "pwr", (PPC_OPCODE_POWER
),
148 { "pwr2", (PPC_OPCODE_POWER
| PPC_OPCODE_POWER2
),
150 { "pwr4", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
),
152 { "pwr5", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
153 | PPC_OPCODE_POWER5
),
155 { "pwr5x", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
156 | PPC_OPCODE_POWER5
),
158 { "pwr6", (PPC_OPCODE_PPC
| PPC_OPCODE_64
| PPC_OPCODE_POWER4
159 | PPC_OPCODE_POWER5
| PPC_OPCODE_POWER6
| PPC_OPCODE_ALTIVEC
),
161 { "pwr7", (PPC_OPCODE_PPC
| PPC_OPCODE_ISEL
| PPC_OPCODE_64
162 | PPC_OPCODE_POWER4
| PPC_OPCODE_POWER5
| PPC_OPCODE_POWER6
163 | PPC_OPCODE_POWER7
| PPC_OPCODE_ALTIVEC
| PPC_OPCODE_VSX
),
165 { "pwrx", (PPC_OPCODE_POWER
| PPC_OPCODE_POWER2
),
167 { "spe", (PPC_OPCODE_PPC
| PPC_OPCODE_EFS
),
169 { "titan", (PPC_OPCODE_PPC
| PPC_OPCODE_BOOKE
| PPC_OPCODE_PMR
170 | PPC_OPCODE_RFMCI
| PPC_OPCODE_TITAN
),
172 { "vsx", (PPC_OPCODE_PPC
),
176 /* Handle -m and -M options that set cpu type, and .machine arg. */
179 ppc_parse_cpu (ppc_cpu_t ppc_cpu
, const char *arg
)
182 ppc_cpu_t retain_flags
= ppc_cpu
& (PPC_OPCODE_ALTIVEC
| PPC_OPCODE_VSX
183 | PPC_OPCODE_SPE
| PPC_OPCODE_ANY
);
186 for (i
= 0; i
< sizeof (ppc_opts
) / sizeof (ppc_opts
[0]); i
++)
187 if (strcmp (ppc_opts
[i
].opt
, arg
) == 0)
189 if (ppc_opts
[i
].sticky
)
191 retain_flags
|= ppc_opts
[i
].sticky
;
192 if ((ppc_cpu
& ~(ppc_cpu_t
) (PPC_OPCODE_ALTIVEC
| PPC_OPCODE_VSX
193 | PPC_OPCODE_SPE
| PPC_OPCODE_ANY
)) != 0)
196 ppc_cpu
= ppc_opts
[i
].cpu
;
199 if (i
>= sizeof (ppc_opts
) / sizeof (ppc_opts
[0]))
202 ppc_cpu
|= retain_flags
;
206 /* Determine which set of machines to disassemble for. */
209 powerpc_init_dialect (struct disassemble_info
*info
)
211 ppc_cpu_t dialect
= 0;
213 struct dis_private
*priv
= calloc (sizeof (*priv
), 1);
218 arg
= info
->disassembler_options
;
221 ppc_cpu_t new_cpu
= 0;
222 char *end
= strchr (arg
, ',');
227 if ((new_cpu
= ppc_parse_cpu (dialect
, arg
)) != 0)
229 else if (strcmp (arg
, "32") == 0)
230 dialect
&= ~(ppc_cpu_t
) PPC_OPCODE_64
;
231 else if (strcmp (arg
, "64") == 0)
232 dialect
|= PPC_OPCODE_64
;
234 fprintf (stderr
, _("warning: ignoring unknown -M%s option\n"), arg
);
241 if ((dialect
& ~(ppc_cpu_t
) PPC_OPCODE_64
) == 0)
243 if (info
->mach
== bfd_mach_ppc64
)
244 dialect
|= PPC_OPCODE_64
;
246 dialect
&= ~(ppc_cpu_t
) PPC_OPCODE_64
;
247 /* Choose a reasonable default. */
248 dialect
|= (PPC_OPCODE_PPC
| PPC_OPCODE_COMMON
| PPC_OPCODE_601
249 | PPC_OPCODE_ALTIVEC
);
252 info
->private_data
= priv
;
253 POWERPC_DIALECT(info
) = dialect
;
258 /* Print a big endian PowerPC instruction. */
261 print_insn_big_powerpc (bfd_vma memaddr
, struct disassemble_info
*info
)
263 if (info
->private_data
== NULL
&& !powerpc_init_dialect (info
))
265 return print_insn_powerpc (memaddr
, info
, 1, POWERPC_DIALECT(info
));
268 /* Print a little endian PowerPC instruction. */
271 print_insn_little_powerpc (bfd_vma memaddr
, struct disassemble_info
*info
)
273 if (info
->private_data
== NULL
&& !powerpc_init_dialect (info
))
275 return print_insn_powerpc (memaddr
, info
, 0, POWERPC_DIALECT(info
));
278 /* Print a POWER (RS/6000) instruction. */
281 print_insn_rs6000 (bfd_vma memaddr
, struct disassemble_info
*info
)
283 return print_insn_powerpc (memaddr
, info
, 1, PPC_OPCODE_POWER
);
286 /* Extract the operand value from the PowerPC or POWER instruction. */
289 operand_value_powerpc (const struct powerpc_operand
*operand
,
290 unsigned long insn
, ppc_cpu_t dialect
)
294 /* Extract the value from the instruction. */
295 if (operand
->extract
)
296 value
= (*operand
->extract
) (insn
, dialect
, &invalid
);
299 value
= (insn
>> operand
->shift
) & operand
->bitm
;
300 if ((operand
->flags
& PPC_OPERAND_SIGNED
) != 0)
302 /* BITM is always some number of zeros followed by some
303 number of ones, followed by some numer of zeros. */
304 unsigned long top
= operand
->bitm
;
305 /* top & -top gives the rightmost 1 bit, so this
306 fills in any trailing zeros. */
307 top
|= (top
& -top
) - 1;
309 value
= (value
^ top
) - top
;
316 /* Determine whether the optional operand(s) should be printed. */
319 skip_optional_operands (const unsigned char *opindex
,
320 unsigned long insn
, ppc_cpu_t dialect
)
322 const struct powerpc_operand
*operand
;
324 for (; *opindex
!= 0; opindex
++)
326 operand
= &powerpc_operands
[*opindex
];
327 if ((operand
->flags
& PPC_OPERAND_NEXT
) != 0
328 || ((operand
->flags
& PPC_OPERAND_OPTIONAL
) != 0
329 && operand_value_powerpc (operand
, insn
, dialect
) != 0))
336 /* Print a PowerPC or POWER instruction. */
339 print_insn_powerpc (bfd_vma memaddr
,
340 struct disassemble_info
*info
,
347 const struct powerpc_opcode
*opcode
;
348 const struct powerpc_opcode
*opcode_end
;
350 ppc_cpu_t dialect_orig
= dialect
;
352 status
= (*info
->read_memory_func
) (memaddr
, buffer
, 4, info
);
355 (*info
->memory_error_func
) (status
, memaddr
, info
);
360 insn
= bfd_getb32 (buffer
);
362 insn
= bfd_getl32 (buffer
);
364 /* Get the major opcode of the instruction. */
367 /* Find the first match in the opcode table. We could speed this up
368 a bit by doing a binary search on the major opcode. */
369 opcode_end
= powerpc_opcodes
+ powerpc_num_opcodes
;
371 for (opcode
= powerpc_opcodes
; opcode
< opcode_end
; opcode
++)
373 unsigned long table_op
;
374 const unsigned char *opindex
;
375 const struct powerpc_operand
*operand
;
381 table_op
= PPC_OP (opcode
->opcode
);
387 if ((insn
& opcode
->mask
) != opcode
->opcode
388 || (opcode
->flags
& dialect
) == 0
389 || (opcode
->deprecated
& dialect_orig
) != 0)
392 /* Make two passes over the operands. First see if any of them
393 have extraction functions, and, if they do, make sure the
394 instruction is valid. */
396 for (opindex
= opcode
->operands
; *opindex
!= 0; opindex
++)
398 operand
= powerpc_operands
+ *opindex
;
399 if (operand
->extract
)
400 (*operand
->extract
) (insn
, dialect
, &invalid
);
405 /* The instruction is valid. */
406 if (opcode
->operands
[0] != 0)
407 (*info
->fprintf_func
) (info
->stream
, "%-7s ", opcode
->name
);
409 (*info
->fprintf_func
) (info
->stream
, "%s", opcode
->name
);
411 /* Now extract and print the operands. */
415 for (opindex
= opcode
->operands
; *opindex
!= 0; opindex
++)
419 operand
= powerpc_operands
+ *opindex
;
421 /* Operands that are marked FAKE are simply ignored. We
422 already made sure that the extract function considered
423 the instruction to be valid. */
424 if ((operand
->flags
& PPC_OPERAND_FAKE
) != 0)
427 /* If all of the optional operands have the value zero,
428 then don't print any of them. */
429 if ((operand
->flags
& PPC_OPERAND_OPTIONAL
) != 0)
431 if (skip_optional
< 0)
432 skip_optional
= skip_optional_operands (opindex
, insn
,
438 value
= operand_value_powerpc (operand
, insn
, dialect
);
442 (*info
->fprintf_func
) (info
->stream
, ",");
446 /* Print the operand as directed by the flags. */
447 if ((operand
->flags
& PPC_OPERAND_GPR
) != 0
448 || ((operand
->flags
& PPC_OPERAND_GPR_0
) != 0 && value
!= 0))
449 (*info
->fprintf_func
) (info
->stream
, "r%ld", value
);
450 else if ((operand
->flags
& PPC_OPERAND_FPR
) != 0)
451 (*info
->fprintf_func
) (info
->stream
, "f%ld", value
);
452 else if ((operand
->flags
& PPC_OPERAND_VR
) != 0)
453 (*info
->fprintf_func
) (info
->stream
, "v%ld", value
);
454 else if ((operand
->flags
& PPC_OPERAND_VSR
) != 0)
455 (*info
->fprintf_func
) (info
->stream
, "vs%ld", value
);
456 else if ((operand
->flags
& PPC_OPERAND_RELATIVE
) != 0)
457 (*info
->print_address_func
) (memaddr
+ value
, info
);
458 else if ((operand
->flags
& PPC_OPERAND_ABSOLUTE
) != 0)
459 (*info
->print_address_func
) ((bfd_vma
) value
& 0xffffffff, info
);
460 else if ((operand
->flags
& PPC_OPERAND_FSL
) != 0)
461 (*info
->fprintf_func
) (info
->stream
, "fsl%ld", value
);
462 else if ((operand
->flags
& PPC_OPERAND_FCR
) != 0)
463 (*info
->fprintf_func
) (info
->stream
, "fcr%ld", value
);
464 else if ((operand
->flags
& PPC_OPERAND_UDI
) != 0)
465 (*info
->fprintf_func
) (info
->stream
, "%ld", value
);
466 else if ((operand
->flags
& PPC_OPERAND_CR
) != 0
467 && (dialect
& PPC_OPCODE_PPC
) != 0)
469 if (operand
->bitm
== 7)
470 (*info
->fprintf_func
) (info
->stream
, "cr%ld", value
);
473 static const char *cbnames
[4] = { "lt", "gt", "eq", "so" };
479 (*info
->fprintf_func
) (info
->stream
, "4*cr%d+", cr
);
481 (*info
->fprintf_func
) (info
->stream
, "%s", cbnames
[cc
]);
485 (*info
->fprintf_func
) (info
->stream
, "%ld", value
);
489 (*info
->fprintf_func
) (info
->stream
, ")");
493 if ((operand
->flags
& PPC_OPERAND_PARENS
) == 0)
497 (*info
->fprintf_func
) (info
->stream
, "(");
502 /* We have found and printed an instruction; return. */
506 if ((dialect
& PPC_OPCODE_ANY
) != 0)
508 dialect
= ~(ppc_cpu_t
) PPC_OPCODE_ANY
;
512 /* We could not find a match. */
513 (*info
->fprintf_func
) (info
->stream
, ".long 0x%lx", insn
);
519 print_ppc_disassembler_options (FILE *stream
)
523 fprintf (stream
, _("\n\
524 The following PPC specific disassembler options are supported for use with\n\
527 for (col
= 0, i
= 0; i
< sizeof (ppc_opts
) / sizeof (ppc_opts
[0]); i
++)
529 col
+= fprintf (stream
, " %s,", ppc_opts
[i
].opt
);
532 fprintf (stream
, "\n");
536 fprintf (stream
, " 32, 64\n");
This page took 0.048266 seconds and 4 git commands to generate.