7e703369470e04a70f280f19fc3060347b9bcf98
[deliverable/binutils-gdb.git] / sim / mn10300 / ChangeLog
1 Wed Mar 25 12:08:00 1998 Joyce Janczyn <janczyn@cygnus.com>
2
3 * simops.c (OP_F0FD): Initialise variable 'sp'.
4
5 Thu Mar 26 00:21:32 1998 Andrew Cagney <cagney@b1.cygnus.com>
6
7 * dv-mn103int.c (decode_group): A group register every 4 bytes not
8 8.
9 (write_icr): Rewrite equation updating request field.
10 (read_iagr): Fix check that interrupt is still pending.
11
12 Wed Mar 25 16:14:50 1998 Andrew Cagney <cagney@b1.cygnus.com>
13
14 * interp.c (sim_open): Tidy up device creation.
15
16 * dv-mn103int.c (mn103int_port_event): Drive NMI with non-zero
17 value.
18 (mn103int_io_read_buffer): Convert absolute address to register
19 block offsets.
20 (read_icr, write_icr): Convert block offset into group offset.
21
22 Wed Mar 25 15:08:49 1998 Andrew Cagney <cagney@b1.cygnus.com>
23
24 * interp.c (sim_open): Create second 1mb memory region at
25 0x40000000.
26 (sim_open): Create a device tree.
27 (sim-hw.h): Include.
28 (do_interrupt): Delete, needs to use dv-mn103cpu.c
29
30 * dv-mn103int.c, dv-mn103cpu.c: New files.
31
32 Wed Mar 25 08:47:38 1998 Andrew Cagney <cagney@b1.cygnus.com>
33
34 * mn10300_sim.h (EXTRACT_PSW_LM, INSERT_PSW_LM, PSW_IE, PSW_LM):
35 Define.
36 (SP): Define.
37
38 Wed Mar 25 12:35:29 1998 Andrew Cagney <cagney@b1.cygnus.com>
39
40 * configure: Regenerated to track ../common/aclocal.m4 changes.
41
42 Wed Mar 25 10:24:48 1998 Andrew Cagney <cagney@b1.cygnus.com>
43
44 * interp.c (sim-options.h): Include.
45 (sim_kind, myname): Declare when not using common framework.
46
47 * mn10300_sim.h (do_syscall, generic*): Provide prototypes for
48 functions found in op_utils.c
49
50 * mn10300.igen (add): Discard unused variables.
51
52 * configure, config.in: Re-generate with autoconf 2.12.1.
53
54 Tue Mar 24 15:27:00 1998 Joyce Janczyn <janczyn@cygnus.com>
55
56 Add support for --enable-sim-common option.
57 * Makefile.in (WITHOUT_COMMON_OBJS): Files included if
58 ! --enable-sim-common
59 (WITH_COMMON_OBJS): Files included if --enable-sim-common.
60 (MN10300_OBJS,MN10300_INTERP_DEP): New variables.
61 (SIM_OBJS): Rewrite.
62 ({WITHOUT,WITH}_COMMON_RUN_OBJS,SIM_RUN_OBJS): New variables.
63 (SIM_EXTRA_CFLAGS): New variable.
64 (clean-extra): Clean up igen files.
65 (../igen/igen,clean-igen,tmp-igen): New rules.
66 * configure.in: Add support for common framework via
67 --enable-sim-common.
68 * configure: Regenerate.
69 * interp.c: #include sim-main if WITH_COMMON, not mn10300_sim.h.
70 (hash,dispatch,sim_size): Don't compile if ! WITH_COMMON.
71 (init_system,sim_write,compare_simops): Likewise.
72 (sim_set_profile,sim_set_profile_size): Likewise.
73 (sim_stop,sim_resume,sim_trace,sim_info): Likewise.
74 (sim_set_callbacks,sim_stop_reason,sim_read,sim_load): Likewise.
75 (enum interrupt_type): New enum.
76 (interrupt_names): New global.
77 (do_interrupt): New function.
78 (sim_open): Define differently if WITH_COMMON.
79 (sim_close,sim_create_inferior,sim_do_command): Likewise.
80 * mn10300_sim.h ({load,store}_{byte,half,word}): Define versions
81 for WITH_COMMON.
82 * mn10300.igen: New file.
83 * mn10300.dc: New file.
84 * op_utils.c: New file.
85 * sim-main.h: New file.
86
87 Wed Mar 18 12:38:12 1998 Andrew Cagney <cagney@b1.cygnus.com>
88
89 * configure: Regenerated to track ../common/aclocal.m4 changes.
90
91 Fri Feb 27 18:36:04 1998 Jeffrey A Law (law@cygnus.com)
92
93 * simops.c (inc): Fix typo.
94
95 Wed Feb 25 01:59:29 1998 Jeffrey A Law (law@cygnus.com)
96
97 * simops.c (signed multiply instructions): Cast input operands to
98 signed32 before casting them to signed64 so that the sign bit
99 is propagated properly.
100
101 Mon Feb 23 20:23:19 1998 Mark Alexander <marka@cygnus.com>
102
103 * Makefile.in: Last change was bad. Define NL_TARGET
104 so that targ-vals.h will be used instead of syscall.h.
105 * simops.c: Use targ-vals.h instead of syscall.h.
106 (OP_F020): Disable unsupported system calls.
107
108 Mon Feb 23 09:44:38 1998 Mark Alexander <marka@cygnus.com>
109
110 * Makefile.in: Get header files from libgloss/mn10300/sys.
111
112 Sun Feb 22 16:02:24 1998 Jeffrey A Law (law@cygnus.com)
113
114 * simops.c: Include sim-types.h.
115
116 Wed Feb 18 13:07:08 1998 Jeffrey A Law (law@cygnus.com)
117
118 * simops.c (multiply instructions): Cast input operands to a
119 signed64/unsigned64 type as appropriate.
120
121 Tue Feb 17 12:47:16 1998 Andrew Cagney <cagney@b1.cygnus.com>
122
123 * interp.c (sim_store_register, sim_fetch_register): Pass in
124 length parameter. Return -1.
125
126 Sun Feb 1 16:47:51 1998 Andrew Cagney <cagney@b1.cygnus.com>
127
128 * configure: Regenerated to track ../common/aclocal.m4 changes.
129
130 Sat Jan 31 18:15:41 1998 Andrew Cagney <cagney@b1.cygnus.com>
131
132 * configure: Regenerated to track ../common/aclocal.m4 changes.
133
134 Mon Jan 19 22:26:29 1998 Doug Evans <devans@seba>
135
136 * configure: Regenerated to track ../common/aclocal.m4 changes.
137
138 Mon Dec 15 23:17:11 1997 Andrew Cagney <cagney@b1.cygnus.com>
139
140 * configure: Regenerated to track ../common/aclocal.m4 changes.
141 * config.in: Ditto.
142
143 Thu Dec 4 09:21:05 1997 Doug Evans <devans@canuck.cygnus.com>
144
145 * configure: Regenerated to track ../common/aclocal.m4 changes.
146
147 Tue Nov 11 10:38:52 1997 Jeffrey A Law (law@cygnus.com)
148
149 * simops.c (call:16 call:32): Stack adjustment is determined solely
150 by the imm8 field.
151
152 Wed Oct 22 14:43:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
153
154 * interp.c (sim_load): Pass lma_p and sim_write args to
155 sim_load_file.
156
157 Tue Oct 21 10:12:03 1997 Jeffrey A Law (law@cygnus.com)
158
159 * simops.c: Correctly handle register restores for "ret" and "retf"
160 instructions.
161
162 Fri Oct 3 09:28:00 1997 Andrew Cagney <cagney@b1.cygnus.com>
163
164 * configure: Regenerated to track ../common/aclocal.m4 changes.
165
166 Wed Sep 24 17:38:57 1997 Andrew Cagney <cagney@b1.cygnus.com>
167
168 * configure: Regenerated to track ../common/aclocal.m4 changes.
169
170 Tue Sep 23 11:04:38 1997 Andrew Cagney <cagney@b1.cygnus.com>
171
172 * configure: Regenerated to track ../common/aclocal.m4 changes.
173
174 Mon Sep 22 11:46:20 1997 Andrew Cagney <cagney@b1.cygnus.com>
175
176 * configure: Regenerated to track ../common/aclocal.m4 changes.
177
178 Fri Sep 19 17:45:25 1997 Andrew Cagney <cagney@b1.cygnus.com>
179
180 * configure: Regenerated to track ../common/aclocal.m4 changes.
181
182 Mon Sep 15 17:36:15 1997 Andrew Cagney <cagney@b1.cygnus.com>
183
184 * configure: Regenerated to track ../common/aclocal.m4 changes.
185
186 Thu Sep 4 17:21:23 1997 Doug Evans <dje@seba>
187
188 * configure: Regenerated to track ../common/aclocal.m4 changes.
189
190 Wed Aug 27 18:13:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
191
192 * configure: Regenerated to track ../common/aclocal.m4 changes.
193 * config.in: Ditto.
194
195 Tue Aug 26 10:41:07 1997 Andrew Cagney <cagney@b1.cygnus.com>
196
197 * interp.c (sim_kill): Delete.
198 (sim_create_inferior): Add ABFD argument.
199 (sim_load): Move setting of PC from here.
200 (sim_create_inferior): To here.
201
202 Mon Aug 25 17:50:22 1997 Andrew Cagney <cagney@b1.cygnus.com>
203
204 * configure: Regenerated to track ../common/aclocal.m4 changes.
205 * config.in: Ditto.
206
207 Mon Aug 25 16:14:44 1997 Andrew Cagney <cagney@b1.cygnus.com>
208
209 * interp.c (sim_open): Add ABFD argument.
210
211 Tue Jun 24 13:46:20 1997 Jeffrey A Law (law@cygnus.com)
212
213 * interp.c (sim_resume): Clear State.exited.
214 (sim_stop_reason): If State.exited is nonzero, then indicate that
215 the simulator exited instead of stopped.
216 * mn10300_sim.h (struct _state): Add exited field.
217 * simops.c (syscall): Set State.exited for SYS_exit.
218
219 Wed Jun 11 22:07:56 1997 Jeffrey A Law (law@cygnus.com)
220
221 * simops.c: Fix thinko in last change.
222
223 Tue Jun 10 12:31:32 1997 Jeffrey A Law (law@cygnus.com)
224
225 * simops.c: "call" stores the callee saved registers into the
226 stack! Update the stack pointer properly when done with
227 register saves.
228
229 * simops.c: Fix return address computation for "call" instructions.
230
231 Thu May 22 01:43:11 1997 Jeffrey A Law (law@cygnus.com)
232
233 * interp.c (sim_open): Fix typo.
234
235 Wed May 21 23:27:58 1997 Jeffrey A Law (law@cygnus.com)
236
237 * interp.c (sim_resume): Add missing case in big switch
238 statement (for extb instruction).
239
240 Tue May 20 17:51:30 1997 Jeffrey A Law (law@cygnus.com)
241
242 * interp.c: Replace all references to load_mem and store_mem
243 with references to load_byte, load_half, load_3_byte, load_word
244 and store_byte, store_half, store_3_byte, store_word.
245 (INLINE): Delete definition.
246 (load_mem_big): Likewise.
247 (max_mem): Make it global.
248 (dispatch): Make this function inline.
249 (load_mem, store_mem): Delete functions.
250 * mn10300_sim.h (INLINE): Define.
251 (RLW): Delete unused definition.
252 (load_mem, store_mem): Delete declarations.
253 (load_mem_big): New definition.
254 (load_byte, load_half, load_3_byte, load_word): New functions.
255 (store_byte, store_half, store_3_byte, store_word): New functions.
256 * simops.c: Replace all references to load_mem and store_mem
257 with references to load_byte, load_half, load_3_byte, load_word
258 and store_byte, store_half, store_3_byte, store_word.
259
260 Tue May 20 10:21:51 1997 Andrew Cagney <cagney@b1.cygnus.com>
261
262 * interp.c (sim_open): Add callback to arguments.
263 (sim_set_callbacks): Delete SIM_DESC argument.
264
265 Mon May 19 13:54:22 1997 Jeffrey A Law (law@cygnus.com)
266
267 * interp.c (dispatch): Make this an inline function.
268
269 * simops.c (syscall): Use callback->write regardless of
270 what file descriptor we're writing too.
271
272 Sun May 18 16:46:31 1997 Jeffrey A Law (law@cygnus.com)
273
274 * interp.c (load_mem_big): Remove function. It's now a macro
275 defined elsewhere.
276 (compare_simops): New function.
277 (sim_open): Sort the Simops table before inserting entries
278 into the hash table.
279 * mn10300_sim.h: Remove unused #defines.
280 (load_mem_big): Define.
281
282 Fri May 16 16:36:17 1997 Jeffrey A Law (law@cygnus.com)
283
284 * interp.c (load_mem): If we get a load from an out of range
285 address, abort.
286 (store_mem): Likewise for stores.
287 (max_mem): New variable.
288
289 Tue May 6 13:24:36 1997 Jeffrey A Law (law@cygnus.com)
290
291 * mn10300_sim.h: Fix ordering of bits in the PSW.
292
293 * interp.c: Improve hashing routine to avoid long list
294 traversals for common instructions. Add HASH_STAT support.
295 Rewrite opcode dispatch code using a big switch instead of
296 cascaded if/else statements. Avoid useless calls to load_mem.
297
298 Mon May 5 18:07:48 1997 Jeffrey A Law (law@cygnus.com)
299
300 * mn10300_sim.h (struct _state): Add space for mdrq register.
301 (REG_MDRQ): Define.
302 * simops.c: Don't abort for trap. Add support for the extended
303 instructions, "getx", "putx", "mulq", "mulqu", "sat16", "sat24",
304 and "bsch".
305
306 Thu Apr 24 00:39:51 1997 Doug Evans <dje@canuck.cygnus.com>
307
308 * configure: Regenerated to track ../common/aclocal.m4 changes.
309
310 Fri Apr 18 14:04:04 1997 Andrew Cagney <cagney@b1.cygnus.com>
311
312 * interp.c (sim_stop): Add stub function.
313
314 Thu Apr 17 03:26:59 1997 Doug Evans <dje@canuck.cygnus.com>
315
316 * Makefile.in (SIM_OBJS): Add sim-load.o.
317 * interp.c (sim_kind, myname): New static locals.
318 (sim_open): Set sim_kind, myname. Ignore -E arg.
319 (sim_load): Return SIM_RC. New arg abfd. Call sim_load_file to
320 load file into simulator. Set start address from bfd.
321 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
322
323 Wed Apr 16 19:30:44 1997 Andrew Cagney <cagney@b1.cygnus.com>
324
325 * simops.c (OP_F020): SYS_execv, SYS_time, SYS_times, SYS_utime
326 only include if implemented by host.
327 (OP_F020): Typecast arg passed to time function;
328
329 Mon Apr 7 23:57:49 1997 Jeffrey A Law (law@cygnus.com)
330
331 * simops.c (syscall): Handle new mn10300 calling conventions.
332
333 Mon Apr 7 15:45:02 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
334
335 * configure: Regenerated to track ../common/aclocal.m4 changes.
336 * config.in: Ditto.
337
338 Fri Apr 4 20:02:37 1997 Ian Lance Taylor <ian@cygnus.com>
339
340 * Makefile.in: Change mn10300-opc.o to m10300-opc.o, to match
341 corresponding change in opcodes directory.
342
343 Wed Apr 2 15:06:28 1997 Doug Evans <dje@canuck.cygnus.com>
344
345 * interp.c (sim_open): New arg `kind'.
346
347 * configure: Regenerated to track ../common/aclocal.m4 changes.
348
349 Wed Apr 2 14:34:19 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
350
351 * configure: Regenerated to track ../common/aclocal.m4 changes.
352
353 Thu Mar 20 11:58:02 1997 Jeffrey A Law (law@cygnus.com)
354
355 * simops.c: Fix register extraction for a two "movbu" variants.
356 Somewhat simplify "sub" instructions.
357 Correctly sign extend operands for "mul". Put the correct
358 half of the result in MDR for "mul" and "mulu".
359 Implement remaining instructions.
360 Tweak opcode for "syscall".
361
362 Tue Mar 18 14:21:21 1997 Jeffrey A Law (law@cygnus.com)
363
364 * simops.c: Do syscall emulation in "syscall" instruction. Add
365 dummy "trap" instruction.
366
367 Wed Mar 19 01:14:00 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
368
369 * configure: Regenerated to track ../common/aclocal.m4 changes.
370
371 Mon Mar 17 15:10:07 1997 Andrew Cagney <cagney@kremvax.cygnus.com>
372
373 * configure: Re-generate.
374
375 Fri Mar 14 10:34:11 1997 Michael Meissner <meissner@cygnus.com>
376
377 * configure: Regenerate to track ../common/aclocal.m4 changes.
378
379 Thu Mar 13 12:54:45 1997 Doug Evans <dje@canuck.cygnus.com>
380
381 * interp.c (sim_open): New SIM_DESC result. Argument is now
382 in argv form.
383 (other sim_*): New SIM_DESC argument.
384
385 Wed Mar 12 15:04:00 1997 Jeffrey A Law (law@cygnus.com)
386
387 * simops.c: Fix carry bit computation for "add" instructions.
388
389 * simops.c: Fix typos in bset insns. Fix arguments to store_mem
390 for bset imm8,(d8,an) and bclr imm8,(d8,an).
391
392 Wed Mar 5 15:00:10 1997 Jeffrey A Law (law@cygnus.com)
393
394 * simops.c: Fix register references when computing Z and N bits
395 for lsr imm8,dn.
396
397 Tue Feb 4 13:33:30 1997 Doug Evans <dje@canuck.cygnus.com>
398
399 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
400 COMMON_{PRE,POST}_CONFIG_FRAG instead.
401 * configure.in: sinclude ../common/aclocal.m4.
402 * configure: Regenerated.
403
404 Fri Jan 24 10:47:25 1997 Jeffrey A Law (law@cygnus.com)
405
406 * interp.c (init_system): Allocate 2^19 bytes of space for the
407 simulator.
408
409 Thu Jan 23 11:46:23 1997 Stu Grossman (grossman@critters.cygnus.com)
410
411 * configure configure.in Makefile.in: Update to new configure
412 scheme which is more compatible with WinGDB builds.
413 * configure.in: Improve comment on how to run autoconf.
414 * configure: Re-run autoconf to get new ../common/aclocal.m4.
415 * Makefile.in: Use autoconf substitution to install common
416 makefile fragment.
417
418 Tue Jan 21 15:03:04 1997 Jeffrey A Law (law@cygnus.com)
419
420 * simops.c: Undo last change to "rol" and "ror", original code
421 was correct!
422
423 Thu Jan 16 11:28:14 1997 Jeffrey A Law (law@cygnus.com)
424
425 * simops.c: Fix "rol" and "ror".
426
427 Wed Jan 15 06:45:58 1997 Jeffrey A Law (law@cygnus.com)
428
429 * simops.c: Fix typo in last change.
430
431 Mon Jan 13 13:22:35 1997 Jeffrey A Law (law@cygnus.com)
432
433 * simops.c: Use REG macros in few places not using them yet.
434
435 Mon Jan 6 16:21:19 1997 Jeffrey A Law (law@cygnus.com)
436
437 * mn10300_sim.h (struct _state): Fix number of registers!
438
439 Tue Dec 31 16:20:41 1996 Jeffrey A Law (law@cygnus.com)
440
441 * mn10300_sim.h (struct _state): Put all registers into a single
442 array to make gdb implementation easier.
443 (REG_*): Add definitions for all registers in the state array.
444 (SEXT32, SEXT40, SEXT44, SEXT60): Remove unused macros.
445 * simops.c: Related changes.
446
447 Wed Dec 18 10:10:45 1996 Jeffrey A Law (law@cygnus.com)
448
449 * interp.c (sim_resume): Handle 0xff as a single byte insn.
450
451 * simops.c: Fix overflow computation for "add" and "inc"
452 instructions.
453
454 Mon Dec 16 10:03:52 1996 Jeffrey A Law (law@cygnus.com)
455
456 * simops.c: Handle "break" instruction.
457
458 * simops.c: Fix restoring the PC for "ret" and "retf" instructions.
459
460 Wed Dec 11 09:53:10 1996 Jeffrey A Law (law@cygnus.com)
461
462 * gencode.c (write_opcodes): Also write out the format of the
463 opcode.
464 * mn10300_sim.h (simops): Add "format" field.
465 * interp.c (sim_resume): Deal with endianness issues here.
466
467 Tue Dec 10 15:05:37 1996 Jeffrey A Law (law@cygnus.com)
468
469 * simops.c (REG0_4): Define.
470 Use REG0_4 for indexed loads/stores.
471
472 Sat Dec 7 09:50:28 1996 Jeffrey A Law (law@cygnus.com)
473
474 * simops.c (REG0_16): Fix typo.
475
476 Fri Dec 6 14:13:34 1996 Jeffrey A Law (law@cygnus.com)
477
478 * simops.c: Call abort for any instruction that's not currently
479 simulated.
480
481 * simops.c: Define accessor macros to extract register
482 values from instructions. Use them consistently.
483
484 * interp.c: Delete unused global variable "OP".
485 (sim_resume): Remove unused variable "opcode".
486 * simops.c: Fix some uninitialized variable problems, add
487 parens to fix various -Wall warnings.
488
489 * gencode.c (write_header): Add "insn" and "extension" arguments
490 to the OP_* declarations.
491 (write_template): Similarly for function templates.
492 * interp.c (insn, extension): Remove global variables. Instead
493 pass them as arguments to the OP_* functions.
494 * mn10300_sim.h: Remove decls for "insn" and "extension".
495 * simops.c (OP_*): Accept "insn" and "extension" as arguments
496 instead of using globals.
497
498 Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com)
499
500 * simops.c: Fix typos in "mov am,(d16,an)" and "mov am,(d32,an)"
501
502 * simops.c: Fix thinkos in last change to "inc dn".
503
504 Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com)
505
506 * simops.c: "add imm,sp" does not effect the condition codes.
507 "inc dn" does effect the condition codes.
508
509 Tue Dec 3 17:37:45 1996 Jeffrey A Law (law@cygnus.com)
510
511 * simops.c: Treat both operands as signed values for
512 "div" instruction.
513
514 * simops.c: Fix simulation of division instructions.
515 Fix typos/thinkos in several "cmp" and "sub" instructions.
516
517 Mon Dec 2 12:31:40 1996 Jeffrey A Law (law@cygnus.com)
518
519 * simops.c: Fix carry bit handling in "sub" and "cmp"
520 instructions.
521
522 * simops.c: Fix "mov imm8,an" and "mov imm16,dn".
523
524 Sun Dec 1 16:05:42 1996 Jeffrey A Law (law@cygnus.com)
525
526 * simops.c: Fix overflow computation for many instructions.
527
528 * simops.c: Fix "mov dm, an", "movbu dm, (an)", and "movhu dm, (an)".
529
530 * simops.c: Fix "mov am, dn".
531
532 * simops.c: Fix more bugs in "add imm,an" and
533 "add imm,dn".
534
535 Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
536
537 * simops.c: Fix bugs in "movm" and "add imm,an".
538
539 * simops.c: Don't lose the upper 24 bits of the return
540 pointer in "call" and "calls" instructions. Rough cut
541 at emulated system calls.
542
543 * simops.c: Implement the remaining 5, 6 and 7 byte instructions.
544
545 * simops.c: Implement remaining 4 byte instructions.
546
547 * simops.c: Implement remaining 3 byte instructions.
548
549 * simops.c: Implement remaining 2 byte instructions. Call
550 abort for instructions we're not implementing now.
551
552 Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
553
554 * simops.c: Implement lots of random instructions.
555
556 * simops.c: Implement "movm" and "bCC" insns.
557
558 * mn10300_sim.h (_state): Add another register (MDR).
559 (REG_MDR): Define.
560 * simops.c: Implement "cmp", "calls", "rets", "jmp" and
561 a few additional random insns.
562
563 * mn10300_sim.h (PSW_*): Define for CC status tracking.
564 (REG_D0, REG_A0, REG_SP): Define.
565 * simops.c: Implement "add", "addc" and a few other random
566 instructions.
567
568 * gencode.c, interp.c: Snapshot current simulator code.
569
570 Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
571
572 * Makefile.in, config.in, configure, configure.in: New files.
573 * gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
574
This page took 0.047786 seconds and 4 git commands to generate.