sim: bfin: import testsuite
[deliverable/binutils-gdb.git] / sim / testsuite / sim / bfin / c_dsp32alu_rl_rnd20_m.s
1 //Original:/testcases/core/c_dsp32alu_rl_rnd20_m/c_dsp32alu_rl_rnd20_m.dsp
2 // Spec Reference: dsp32alu dreg (half)
3 # mach: bfin
4
5 .include "testutils.inc"
6 start
7
8 imm32 r0, 0x75678911;
9 imm32 r1, 0xa789ab1d;
10 imm32 r2, 0x34745515;
11 imm32 r3, 0x4b677717;
12 imm32 r4, 0x5678791b;
13 imm32 r5, 0xc789a71d;
14 imm32 r6, 0x74445515;
15 imm32 r7, 0x86667777;
16 R0.L = R0 - R0 (RND20);
17 R1.L = R0 - R1 (RND20);
18 R2.L = R0 - R2 (RND20);
19 R3.L = R0 - R3 (RND20);
20 R4.L = R0 - R4 (RND20);
21 R5.L = R0 - R5 (RND20);
22 R6.L = R0 - R6 (RND20);
23 R7.L = R0 - R7 (RND20);
24 CHECKREG r0, 0x75670000;
25 CHECKREG r1, 0xA7890CDE;
26 CHECKREG r2, 0x3474040F;
27 CHECKREG r3, 0x4B6702A0;
28 CHECKREG r4, 0x567801EF;
29 CHECKREG r5, 0xC7890ADE;
30 CHECKREG r6, 0x74440012;
31 CHECKREG r7, 0x86660EF0;
32
33 imm32 r0, 0xe5678911;
34 imm32 r1, 0x2789ab1d;
35 imm32 r2, 0x3e445515;
36 imm32 r3, 0x46667717;
37 imm32 r4, 0x56e8891b;
38 imm32 r5, 0x678eab1d;
39 imm32 r6, 0x74445515;
40 imm32 r7, 0x86e67e77;
41 R0.L = R1 - R0 (RND20);
42 CHECKREG r0, 0xE5670422;
43 R1.L = R1 - R1 (RND20);
44 CHECKREG r1, 0x27890000;
45 R2.L = R1 - R2 (RND20);
46 CHECKREG r2, 0x3E44FE94;
47 R3.L = R1 - R3 (RND20);
48 CHECKREG r3, 0x4666FE12;
49 R4.L = R1 - R4 (RND20);
50 R5.L = R1 - R5 (RND20);
51 R6.L = R1 - R6 (RND20);
52 R7.L = R1 - R7 (RND20);
53 CHECKREG r0, 0xE5670422;
54 CHECKREG r1, 0x27890000;
55 CHECKREG r2, 0x3E44FE94;
56 CHECKREG r3, 0x4666FE12;
57 CHECKREG r4, 0x56E8FD0A;
58 CHECKREG r5, 0x678EFC00;
59 CHECKREG r6, 0x7444FB34;
60 CHECKREG r7, 0x86E60A0A;
61
62 imm32 r0, 0xdd678911;
63 imm32 r1, 0x2789ab1d;
64 imm32 r2, 0x3d445515;
65 imm32 r3, 0x46667717;
66 imm32 r4, 0x56d8891b;
67 imm32 r5, 0x678dab1d;
68 imm32 r6, 0x7444d515;
69 imm32 r7, 0x86667d77;
70 R0.L = R2 - R0 (RND20);
71 R1.L = R2 - R1 (RND20);
72 R2.L = R2 - R2 (RND20);
73 R3.L = R2 - R3 (RND20);
74 R4.L = R2 - R4 (RND20);
75 R5.L = R2 - R5 (RND20);
76 R6.L = R2 - R6 (RND20);
77 R7.L = R2 - R7 (RND20);
78 CHECKREG r0, 0xDD6705FE;
79 CHECKREG r1, 0x2789015C;
80 CHECKREG r2, 0x3D440000;
81 CHECKREG r3, 0x4666FF6E;
82 CHECKREG r4, 0x56D8FE67;
83 CHECKREG r5, 0x678DFD5B;
84 CHECKREG r6, 0x7444FC90;
85 CHECKREG r7, 0x86660B6E;
86
87 imm32 r0, 0xa5678911;
88 imm32 r1, 0x2a89ab1d;
89 imm32 r2, 0x34445515;
90 imm32 r3, 0x46a67717;
91 imm32 r4, 0x567a891b;
92 imm32 r5, 0x6789ab1d;
93 imm32 r6, 0x7444c515;
94 imm32 r7, 0x86667c77;
95 R0.L = R3 - R0 (RND20);
96 R1.L = R3 - R1 (RND20);
97 R2.L = R3 - R2 (RND20);
98 R3.L = R3 - R3 (RND20);
99 R4.L = R3 - R4 (RND20);
100 R5.L = R3 - R5 (RND20);
101 R6.L = R3 - R6 (RND20);
102 R7.L = R3 - R7 (RND20);
103 CHECKREG r0, 0xA5670A14;
104 CHECKREG r1, 0x2A8901C2;
105 CHECKREG r2, 0x34440126;
106 CHECKREG r3, 0x46A60000;
107 CHECKREG r4, 0x567AFF03;
108 CHECKREG r5, 0x6789FDF2;
109 CHECKREG r6, 0x7444FD26;
110 CHECKREG r7, 0x86660C04;
111
112 imm32 r0, 0x15678911;
113 imm32 r1, 0x2789ab1d;
114 imm32 r2, 0x34445515;
115 imm32 r3, 0x46667717;
116 imm32 r4, 0x5678891b;
117 imm32 r5, 0x6789ab1d;
118 imm32 r6, 0x74445515;
119 imm32 r7, 0x86667777;
120 R0.L = R4 - R0 (RND20);
121 R1.L = R4 - R1 (RND20);
122 R2.L = R4 - R2 (RND20);
123 R3.L = R4 - R3 (RND20);
124 R4.L = R4 - R4 (RND20);
125 R5.L = R4 - R5 (RND20);
126 R6.L = R4 - R6 (RND20);
127 R7.L = R4 - R7 (RND20);
128 CHECKREG r0, 0x15670411;
129 CHECKREG r1, 0x278902EF;
130 CHECKREG r2, 0x34440223;
131 CHECKREG r3, 0x46660101;
132 CHECKREG r4, 0x56780000;
133 CHECKREG r5, 0x6789FEEF;
134 CHECKREG r6, 0x7444FE23;
135 CHECKREG r7, 0x86660D01;
136
137 imm32 r0, 0x95678911;
138 imm32 r1, 0x8789ab1d;
139 imm32 r2, 0x74445515;
140 imm32 r3, 0x4a667717;
141 imm32 r4, 0x56b8891b;
142 imm32 r5, 0x678dab1d;
143 imm32 r6, 0x7444e515;
144 imm32 r7, 0x86667d77;
145 R0.L = R5 - R0 (RND20);
146 R1.L = R5 - R1 (RND20);
147 R2.L = R5 - R2 (RND20);
148 R3.L = R5 - R3 (RND20);
149 R4.L = R5 - R4 (RND20);
150 R5.L = R5 - R5 (RND20);
151 R6.L = R5 - R6 (RND20);
152 R7.L = R5 - R7 (RND20);
153 CHECKREG r0, 0x95670D22;
154 CHECKREG r1, 0x87890E00;
155 CHECKREG r2, 0x7444FF35;
156 CHECKREG r3, 0x4A6601D2;
157 CHECKREG r4, 0x56B8010D;
158 CHECKREG r5, 0x678D0000;
159 CHECKREG r6, 0x7444FF35;
160 CHECKREG r7, 0x86660E12;
161
162 imm32 r0, 0x35678911;
163 imm32 r1, 0x2459ab1d;
164 imm32 r2, 0x34465515;
165 imm32 r3, 0xe6667717;
166 imm32 r4, 0x5d78891b;
167 imm32 r5, 0x67b9ab1d;
168 imm32 r6, 0x744a5515;
169 imm32 r7, 0x8666c777;
170 R0.L = R6 - R0 (RND20);
171 R1.L = R6 - R1 (RND20);
172 R2.L = R6 - R2 (RND20);
173 R3.L = R6 - R3 (RND20);
174 R4.L = R6 - R4 (RND20);
175 R5.L = R6 - R5 (RND20);
176 R6.L = R6 - R6 (RND20);
177 R7.L = R6 - R7 (RND20);
178 CHECKREG r0, 0x356703EE;
179 CHECKREG r1, 0x245904FF;
180 CHECKREG r2, 0x34460400;
181 CHECKREG r3, 0xE66608DE;
182 CHECKREG r4, 0x5D78016D;
183 CHECKREG r5, 0x67B900C9;
184 CHECKREG r6, 0x744A0000;
185 CHECKREG r7, 0x86660EDE;
186
187 imm32 r0, 0xa5678911;
188 imm32 r1, 0x2789ab1d;
189 imm32 r2, 0x3a445515;
190 imm32 r3, 0x4c667717;
191 imm32 r4, 0x56b8891b;
192 imm32 r5, 0x678dab1d;
193 imm32 r6, 0x74445515;
194 imm32 r7, 0x8666d777;
195 R0.L = R7 - R0 (RND20);
196 R1.L = R7 - R1 (RND20);
197 R2.L = R7 - R2 (RND20);
198 R3.L = R7 - R3 (RND20);
199 R4.L = R7 - R4 (RND20);
200 R5.L = R7 - R5 (RND20);
201 R6.L = R7 - R6 (RND20);
202 R7.L = R7 - R7 (RND20);
203 CHECKREG r0, 0xA567FE10;
204 CHECKREG r1, 0x2789F5EE;
205 CHECKREG r2, 0x3A44F4C2;
206 CHECKREG r3, 0x4C66F3A0;
207 CHECKREG r4, 0x56B8F2FB;
208 CHECKREG r5, 0x678DF1EE;
209 CHECKREG r6, 0x7444F122;
210 CHECKREG r7, 0x86660000;
211
212 imm32 r0, 0xabd78911;
213 imm32 r1, 0x2789ab1d;
214 imm32 r2, 0xd4445515;
215 imm32 r3, 0x4e667717;
216 imm32 r4, 0x56f8891b;
217 imm32 r5, 0x678aab1d;
218 imm32 r6, 0x7444b515;
219 imm32 r7, 0x86667d77;
220 R6.L = R2 - R3 (RND20);
221 R1.L = R4 - R5 (RND20);
222 R5.L = R7 - R2 (RND20);
223 R3.L = R0 - R0 (RND20);
224 R0.L = R3 - R4 (RND20);
225 R2.L = R5 - R7 (RND20);
226 R7.L = R6 - R7 (RND20);
227 R4.L = R1 - R6 (RND20);
228 CHECKREG r0, 0xABD7FF77;
229 CHECKREG r1, 0x2789FEF7;
230 CHECKREG r2, 0xD4440E12;
231 CHECKREG r3, 0x4E660000;
232 CHECKREG r4, 0x56F8FB34;
233 CHECKREG r5, 0x678AFB22;
234 CHECKREG r6, 0x7444F85E;
235 CHECKREG r7, 0x86660EDE;
236
237 imm32 r0, 0x15678911;
238 imm32 r1, 0x2789ab1d;
239 imm32 r2, 0x34445515;
240 imm32 r3, 0x46667717;
241 imm32 r4, 0x5678891b;
242 imm32 r5, 0x6789ab1d;
243 imm32 r6, 0x74445515;
244 imm32 r7, 0x86667777;
245 R3.L = R4 - R0 (RND20);
246 R1.L = R6 - R3 (RND20);
247 R4.L = R3 - R2 (RND20);
248 R6.L = R7 - R1 (RND20);
249 R2.L = R5 - R4 (RND20);
250 R7.L = R2 - R7 (RND20);
251 R0.L = R1 - R6 (RND20);
252 R5.L = R0 - R5 (RND20);
253 CHECKREG r0, 0x1567FB34;
254 CHECKREG r1, 0x278902DE;
255 CHECKREG r2, 0x34440111;
256 CHECKREG r3, 0x46660411;
257 CHECKREG r4, 0x56780122;
258 CHECKREG r5, 0x6789FADE;
259 CHECKREG r6, 0x7444F5EE;
260 CHECKREG r7, 0x86660ADE;
261
262 pass
This page took 0.03521 seconds and 4 git commands to generate.