sim: bfin: import testsuite
[deliverable/binutils-gdb.git] / sim / testsuite / sim / bfin / c_regmv_imlb_pr.s
1 //Original:/proj/frio/dv/testcases/core/c_regmv_imlb_pr/c_regmv_imlb_pr.dsp
2 // Spec Reference: regmv imlb to dr
3 # mach: bfin
4
5 .include "testutils.inc"
6 start
7
8 // initialize source regs
9 imm32 i0, 0x11111111;
10 imm32 i1, 0x22222222;
11 imm32 i2, 0x33333333;
12 imm32 i3, 0x44444444;
13
14 // i to preg
15 R0 = I0;
16 P1 = I0;
17 P2 = I0;
18 P3 = I0;
19 P4 = I1;
20 P5 = I1;
21 SP = I1;
22 FP = I1;
23 CHECKREG r0, 0x11111111;
24 CHECKREG p1, 0x11111111;
25 CHECKREG p2, 0x11111111;
26 CHECKREG p3, 0x11111111;
27 CHECKREG p4, 0x22222222;
28 CHECKREG p5, 0x22222222;
29 CHECKREG sp, 0x22222222;
30 CHECKREG fp, 0x22222222;
31
32 R0 = I1;
33 P1 = I1;
34 P2 = I1;
35 P3 = I1;
36 P4 = I0;
37 P5 = I0;
38 SP = I0;
39 FP = I0;
40 CHECKREG r0, 0x22222222;
41 CHECKREG p1, 0x22222222;
42 CHECKREG p2, 0x22222222;
43 CHECKREG p3, 0x22222222;
44 CHECKREG p4, 0x11111111;
45 CHECKREG p5, 0x11111111;
46 CHECKREG sp, 0x11111111;
47 CHECKREG fp, 0x11111111;
48
49 R0 = I2;
50 P1 = I2;
51 P2 = I2;
52 P3 = I2;
53 P4 = I3;
54 P5 = I3;
55 SP = I3;
56 FP = I3;
57 CHECKREG r0, 0x33333333;
58 CHECKREG p1, 0x33333333;
59 CHECKREG p2, 0x33333333;
60 CHECKREG p3, 0x33333333;
61 CHECKREG p4, 0x44444444;
62 CHECKREG p5, 0x44444444;
63 CHECKREG sp, 0x44444444;
64 CHECKREG fp, 0x44444444;
65
66 R0 = I3;
67 P1 = I3;
68 P2 = I3;
69 P3 = I3;
70 P4 = I2;
71 P5 = I2;
72 SP = I2;
73 FP = I2;
74 CHECKREG r0, 0x44444444;
75 CHECKREG p1, 0x44444444;
76 CHECKREG p2, 0x44444444;
77 CHECKREG p3, 0x44444444;
78 CHECKREG p4, 0x33333333;
79 CHECKREG p5, 0x33333333;
80 CHECKREG sp, 0x33333333;
81 CHECKREG fp, 0x33333333;
82
83 imm32 m0, 0x55555555;
84 imm32 m1, 0x66666666;
85 imm32 m2, 0x77777777;
86 imm32 m3, 0x88888888;
87 // m to preg
88 R0 = M0;
89 P1 = M0;
90 P2 = M0;
91 P3 = M0;
92 P4 = M1;
93 P5 = M1;
94 SP = M1;
95 FP = M1;
96 CHECKREG r0, 0x55555555;
97 CHECKREG p1, 0x55555555;
98 CHECKREG p2, 0x55555555;
99 CHECKREG p3, 0x55555555;
100 CHECKREG p4, 0x66666666;
101 CHECKREG p5, 0x66666666;
102 CHECKREG sp, 0x66666666;
103 CHECKREG fp, 0x66666666;
104
105 R0 = M1;
106 P1 = M1;
107 P2 = M1;
108 P3 = M1;
109 P4 = M0;
110 P5 = M0;
111 SP = M0;
112 FP = M0;
113 CHECKREG r0, 0x66666666;
114 CHECKREG p1, 0x66666666;
115 CHECKREG p2, 0x66666666;
116 CHECKREG p3, 0x66666666;
117 CHECKREG p4, 0x55555555;
118 CHECKREG p5, 0x55555555;
119 CHECKREG sp, 0x55555555;
120 CHECKREG fp, 0x55555555;
121
122 R0 = M2;
123 P1 = M2;
124 P2 = M2;
125 P3 = M2;
126 P4 = M3;
127 P5 = M3;
128 SP = M3;
129 FP = M3;
130 CHECKREG r0, 0x77777777;
131 CHECKREG p1, 0x77777777;
132 CHECKREG p2, 0x77777777;
133 CHECKREG p3, 0x77777777;
134 CHECKREG p4, 0x88888888;
135 CHECKREG p5, 0x88888888;
136 CHECKREG sp, 0x88888888;
137 CHECKREG fp, 0x88888888;
138
139 R0 = M3;
140 P1 = M3;
141 P2 = M3;
142 P3 = M3;
143 P4 = M2;
144 P5 = M2;
145 SP = M2;
146 FP = M2;
147 CHECKREG r0, 0x88888888;
148 CHECKREG p1, 0x88888888;
149 CHECKREG p2, 0x88888888;
150 CHECKREG p3, 0x88888888;
151 CHECKREG p4, 0x77777777;
152 CHECKREG p5, 0x77777777;
153 CHECKREG sp, 0x77777777;
154 CHECKREG fp, 0x77777777;
155
156 imm32 l0, 0x99999999;
157 imm32 l1, 0xaaaaaaaa;
158 imm32 l2, 0xbbbbbbbb;
159 imm32 l3, 0xcccccccc;
160 // l to preg
161 R0 = L0;
162 P1 = L0;
163 P2 = L0;
164 P3 = L0;
165 P4 = L1;
166 P5 = L1;
167 SP = L1;
168 FP = L1;
169 CHECKREG r0, 0x99999999;
170 CHECKREG p1, 0x99999999;
171 CHECKREG p2, 0x99999999;
172 CHECKREG p3, 0x99999999;
173 CHECKREG p4, 0xaaaaaaaa;
174 CHECKREG p5, 0xaaaaaaaa;
175 CHECKREG sp, 0xaaaaaaaa;
176 CHECKREG fp, 0xaaaaaaaa;
177
178 R0 = L1;
179 P1 = L1;
180 P2 = L1;
181 P3 = L1;
182 P4 = L0;
183 P5 = L0;
184 SP = L0;
185 FP = L0;
186 CHECKREG r0, 0xaaaaaaaa;
187 CHECKREG p1, 0xaaaaaaaa;
188 CHECKREG p2, 0xaaaaaaaa;
189 CHECKREG p3, 0xaaaaaaaa;
190 CHECKREG p4, 0x99999999;
191 CHECKREG p5, 0x99999999;
192 CHECKREG sp, 0x99999999;
193 CHECKREG fp, 0x99999999;
194
195 R0 = L2;
196 P1 = L2;
197 P2 = L2;
198 P3 = L2;
199 P4 = L3;
200 P5 = L3;
201 SP = L3;
202 FP = L3;
203 CHECKREG r0, 0xbbbbbbbb;
204 CHECKREG p1, 0xbbbbbbbb;
205 CHECKREG p2, 0xbbbbbbbb;
206 CHECKREG p3, 0xbbbbbbbb;
207 CHECKREG p4, 0xcccccccc;
208 CHECKREG p5, 0xcccccccc;
209 CHECKREG sp, 0xcccccccc;
210 CHECKREG fp, 0xcccccccc;
211
212 R0 = L3;
213 P1 = L3;
214 P2 = L3;
215 P3 = L3;
216 P4 = L2;
217 P5 = L2;
218 SP = L2;
219 FP = L2;
220 CHECKREG r0, 0xcccccccc;
221 CHECKREG p1, 0xcccccccc;
222 CHECKREG p2, 0xcccccccc;
223 CHECKREG p3, 0xcccccccc;
224 CHECKREG p4, 0xbbbbbbbb;
225 CHECKREG p5, 0xbbbbbbbb;
226 CHECKREG sp, 0xbbbbbbbb;
227 CHECKREG fp, 0xbbbbbbbb;
228
229 imm32 b0, 0xdddddddd;
230 imm32 b1, 0xeeeeeeee;
231 imm32 b2, 0xffffffff;
232 imm32 b3, 0x12345678;
233 // b to preg
234 R0 = B0;
235 P1 = B0;
236 P2 = B0;
237 P3 = B0;
238 P4 = B1;
239 P5 = B1;
240 SP = B1;
241 FP = B1;
242 CHECKREG r0, 0xdddddddd;
243 CHECKREG p1, 0xdddddddd;
244 CHECKREG p2, 0xdddddddd;
245 CHECKREG p3, 0xdddddddd;
246 CHECKREG p4, 0xeeeeeeee;
247 CHECKREG p5, 0xeeeeeeee;
248 CHECKREG sp, 0xeeeeeeee;
249 CHECKREG fp, 0xeeeeeeee;
250
251 R0 = B1;
252 P1 = B1;
253 P2 = B1;
254 P3 = B1;
255 P4 = B0;
256 P5 = B0;
257 SP = B0;
258 FP = B0;
259 CHECKREG r0, 0xeeeeeeee;
260 CHECKREG p1, 0xeeeeeeee;
261 CHECKREG p2, 0xeeeeeeee;
262 CHECKREG p3, 0xeeeeeeee;
263 CHECKREG p4, 0xdddddddd;
264 CHECKREG p5, 0xdddddddd;
265 CHECKREG sp, 0xdddddddd;
266 CHECKREG fp, 0xdddddddd;
267
268 R0 = B2;
269 P1 = B2;
270 P2 = B2;
271 P3 = B2;
272 P4 = B3;
273 P5 = B3;
274 SP = B3;
275 FP = B3;
276 CHECKREG r0, 0xffffffff;
277 CHECKREG p1, 0xffffffff;
278 CHECKREG p2, 0xffffffff;
279 CHECKREG p3, 0xffffffff;
280 CHECKREG p4, 0x12345678;
281 CHECKREG p5, 0x12345678;
282 CHECKREG sp, 0x12345678;
283 CHECKREG fp, 0x12345678;
284
285 R0 = B3;
286 P1 = B3;
287 P2 = B3;
288 P3 = B3;
289 P4 = B2;
290 P5 = B2;
291 SP = B2;
292 FP = B2;
293 CHECKREG r0, 0x12345678;
294 CHECKREG p1, 0x12345678;
295 CHECKREG p2, 0x12345678;
296 CHECKREG p3, 0x12345678;
297 CHECKREG p4, 0xffffffff;
298 CHECKREG p5, 0xffffffff;
299 CHECKREG sp, 0xffffffff;
300 CHECKREG fp, 0xffffffff;
301
302 pass
This page took 0.042493 seconds and 4 git commands to generate.