projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ASoC: wm5100: Mark register cache as dirty when regulators are disabled
[deliverable/linux.git] / sound / soc / codecs / wm5100.c
1 /*
2 * wm5100.c -- WM5100 ALSA SoC Audio driver
3 *
4 * Copyright 2011 Wolfson Microelectronics plc
5 *
6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13 #include <linux/module.h>
14 #include <linux/moduleparam.h>
15 #include <linux/init.h>
16 #include <linux/delay.h>
17 #include <linux/pm.h>
18 #include <linux/gcd.h>
19 #include <linux/gpio.h>
20 #include <linux/i2c.h>
21 #include <linux/regulator/consumer.h>
22 #include <linux/regulator/fixed.h>
23 #include <linux/slab.h>
24 #include <sound/core.h>
25 #include <sound/pcm.h>
26 #include <sound/pcm_params.h>
27 #include <sound/soc.h>
28 #include <sound/jack.h>
29 #include <sound/initval.h>
30 #include <sound/tlv.h>
31 #include <sound/wm5100.h>
32
33 #include "wm5100.h"
34
35 #define WM5100_NUM_CORE_SUPPLIES 2
36 static const char *wm5100_core_supply_names[WM5100_NUM_CORE_SUPPLIES] = {
37 "DBVDD1",
38 "LDOVDD", /* If DCVDD is supplied externally specify as LDOVDD */
39 };
40
41 #define WM5100_AIFS 3
42 #define WM5100_SYNC_SRS 3
43
44 struct wm5100_fll {
45 int fref;
46 int fout;
47 int src;
48 struct completion lock;
49 };
50
51 /* codec private data */
52 struct wm5100_priv {
53 struct regmap *regmap;
54 struct snd_soc_codec *codec;
55
56 struct regulator_bulk_data core_supplies[WM5100_NUM_CORE_SUPPLIES];
57 struct regulator *cpvdd;
58 struct regulator *dbvdd2;
59 struct regulator *dbvdd3;
60
61 int rev;
62
63 int sysclk;
64 int asyncclk;
65
66 bool aif_async[WM5100_AIFS];
67 bool aif_symmetric[WM5100_AIFS];
68 int sr_ref[WM5100_SYNC_SRS];
69
70 bool out_ena[2];
71
72 struct snd_soc_jack *jack;
73 bool jack_detecting;
74 bool jack_mic;
75 int jack_mode;
76
77 struct wm5100_fll fll[2];
78
79 struct wm5100_pdata pdata;
80
81 #ifdef CONFIG_GPIOLIB
82 struct gpio_chip gpio_chip;
83 #endif
84 };
85
86 static int wm5100_sr_code[] = {
87 0,
88 12000,
89 24000,
90 48000,
91 96000,
92 192000,
93 384000,
94 768000,
95 0,
96 11025,
97 22050,
98 44100,
99 88200,
100 176400,
101 352800,
102 705600,
103 4000,
104 8000,
105 16000,
106 32000,
107 64000,
108 128000,
109 256000,
110 512000,
111 };
112
113 static int wm5100_sr_regs[WM5100_SYNC_SRS] = {
114 WM5100_CLOCKING_4,
115 WM5100_CLOCKING_5,
116 WM5100_CLOCKING_6,
117 };
118
119 static int wm5100_alloc_sr(struct snd_soc_codec *codec, int rate)
120 {
121 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
122 int sr_code, sr_free, i;
123
124 for (i = 0; i < ARRAY_SIZE(wm5100_sr_code); i++)
125 if (wm5100_sr_code[i] == rate)
126 break;
127 if (i == ARRAY_SIZE(wm5100_sr_code)) {
128 dev_err(codec->dev, "Unsupported sample rate: %dHz\n", rate);
129 return -EINVAL;
130 }
131 sr_code = i;
132
133 if ((wm5100->sysclk % rate) == 0) {
134 /* Is this rate already in use? */
135 sr_free = -1;
136 for (i = 0; i < ARRAY_SIZE(wm5100_sr_regs); i++) {
137 if (!wm5100->sr_ref[i] && sr_free == -1) {
138 sr_free = i;
139 continue;
140 }
141 if ((snd_soc_read(codec, wm5100_sr_regs[i]) &
142 WM5100_SAMPLE_RATE_1_MASK) == sr_code)
143 break;
144 }
145
146 if (i < ARRAY_SIZE(wm5100_sr_regs)) {
147 wm5100->sr_ref[i]++;
148 dev_dbg(codec->dev, "SR %dHz, slot %d, ref %d\n",
149 rate, i, wm5100->sr_ref[i]);
150 return i;
151 }
152
153 if (sr_free == -1) {
154 dev_err(codec->dev, "All SR slots already in use\n");
155 return -EBUSY;
156 }
157
158 dev_dbg(codec->dev, "Allocating SR slot %d for %dHz\n",
159 sr_free, rate);
160 wm5100->sr_ref[sr_free]++;
161 snd_soc_update_bits(codec, wm5100_sr_regs[sr_free],
162 WM5100_SAMPLE_RATE_1_MASK,
163 sr_code);
164
165 return sr_free;
166
167 } else {
168 dev_err(codec->dev,
169 "SR %dHz incompatible with %dHz SYSCLK and %dHz ASYNCCLK\n",
170 rate, wm5100->sysclk, wm5100->asyncclk);
171 return -EINVAL;
172 }
173 }
174
175 static void wm5100_free_sr(struct snd_soc_codec *codec, int rate)
176 {
177 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
178 int i, sr_code;
179
180 for (i = 0; i < ARRAY_SIZE(wm5100_sr_code); i++)
181 if (wm5100_sr_code[i] == rate)
182 break;
183 if (i == ARRAY_SIZE(wm5100_sr_code)) {
184 dev_err(codec->dev, "Unsupported sample rate: %dHz\n", rate);
185 return;
186 }
187 sr_code = wm5100_sr_code[i];
188
189 for (i = 0; i < ARRAY_SIZE(wm5100_sr_regs); i++) {
190 if (!wm5100->sr_ref[i])
191 continue;
192
193 if ((snd_soc_read(codec, wm5100_sr_regs[i]) &
194 WM5100_SAMPLE_RATE_1_MASK) == sr_code)
195 break;
196 }
197 if (i < ARRAY_SIZE(wm5100_sr_regs)) {
198 wm5100->sr_ref[i]--;
199 dev_dbg(codec->dev, "Dereference SR %dHz, count now %d\n",
200 rate, wm5100->sr_ref[i]);
201 } else {
202 dev_warn(codec->dev, "Freeing unreferenced sample rate %dHz\n",
203 rate);
204 }
205 }
206
207 static int wm5100_reset(struct wm5100_priv *wm5100)
208 {
209 if (wm5100->pdata.reset) {
210 gpio_set_value_cansleep(wm5100->pdata.reset, 0);
211 gpio_set_value_cansleep(wm5100->pdata.reset, 1);
212
213 return 0;
214 } else {
215 return regmap_write(wm5100->regmap, WM5100_SOFTWARE_RESET, 0);
216 }
217 }
218
219 static DECLARE_TLV_DB_SCALE(in_tlv, -6300, 100, 0);
220 static DECLARE_TLV_DB_SCALE(eq_tlv, -1200, 100, 0);
221 static DECLARE_TLV_DB_SCALE(mixer_tlv, -3200, 100, 0);
222 static DECLARE_TLV_DB_SCALE(out_tlv, -6400, 100, 0);
223 static DECLARE_TLV_DB_SCALE(digital_tlv, -6400, 50, 0);
224
225 static const char *wm5100_mixer_texts[] = {
226 "None",
227 "Tone Generator 1",
228 "Tone Generator 2",
229 "AEC loopback",
230 "IN1L",
231 "IN1R",
232 "IN2L",
233 "IN2R",
234 "IN3L",
235 "IN3R",
236 "IN4L",
237 "IN4R",
238 "AIF1RX1",
239 "AIF1RX2",
240 "AIF1RX3",
241 "AIF1RX4",
242 "AIF1RX5",
243 "AIF1RX6",
244 "AIF1RX7",
245 "AIF1RX8",
246 "AIF2RX1",
247 "AIF2RX2",
248 "AIF3RX1",
249 "AIF3RX2",
250 "EQ1",
251 "EQ2",
252 "EQ3",
253 "EQ4",
254 "DRC1L",
255 "DRC1R",
256 "LHPF1",
257 "LHPF2",
258 "LHPF3",
259 "LHPF4",
260 "DSP1.1",
261 "DSP1.2",
262 "DSP1.3",
263 "DSP1.4",
264 "DSP1.5",
265 "DSP1.6",
266 "DSP2.1",
267 "DSP2.2",
268 "DSP2.3",
269 "DSP2.4",
270 "DSP2.5",
271 "DSP2.6",
272 "DSP3.1",
273 "DSP3.2",
274 "DSP3.3",
275 "DSP3.4",
276 "DSP3.5",
277 "DSP3.6",
278 "ASRC1L",
279 "ASRC1R",
280 "ASRC2L",
281 "ASRC2R",
282 "ISRC1INT1",
283 "ISRC1INT2",
284 "ISRC1INT3",
285 "ISRC1INT4",
286 "ISRC2INT1",
287 "ISRC2INT2",
288 "ISRC2INT3",
289 "ISRC2INT4",
290 "ISRC1DEC1",
291 "ISRC1DEC2",
292 "ISRC1DEC3",
293 "ISRC1DEC4",
294 "ISRC2DEC1",
295 "ISRC2DEC2",
296 "ISRC2DEC3",
297 "ISRC2DEC4",
298 };
299
300 static int wm5100_mixer_values[] = {
301 0x00,
302 0x04, /* Tone */
303 0x05,
304 0x08, /* AEC */
305 0x10, /* Input */
306 0x11,
307 0x12,
308 0x13,
309 0x14,
310 0x15,
311 0x16,
312 0x17,
313 0x20, /* AIF */
314 0x21,
315 0x22,
316 0x23,
317 0x24,
318 0x25,
319 0x26,
320 0x27,
321 0x28,
322 0x29,
323 0x30, /* AIF3 - check */
324 0x31,
325 0x50, /* EQ */
326 0x51,
327 0x52,
328 0x53,
329 0x54,
330 0x58, /* DRC */
331 0x59,
332 0x60, /* LHPF1 */
333 0x61, /* LHPF2 */
334 0x62, /* LHPF3 */
335 0x63, /* LHPF4 */
336 0x68, /* DSP1 */
337 0x69,
338 0x6a,
339 0x6b,
340 0x6c,
341 0x6d,
342 0x70, /* DSP2 */
343 0x71,
344 0x72,
345 0x73,
346 0x74,
347 0x75,
348 0x78, /* DSP3 */
349 0x79,
350 0x7a,
351 0x7b,
352 0x7c,
353 0x7d,
354 0x90, /* ASRC1 */
355 0x91,
356 0x92, /* ASRC2 */
357 0x93,
358 0xa0, /* ISRC1DEC1 */
359 0xa1,
360 0xa2,
361 0xa3,
362 0xa4, /* ISRC1INT1 */
363 0xa5,
364 0xa6,
365 0xa7,
366 0xa8, /* ISRC2DEC1 */
367 0xa9,
368 0xaa,
369 0xab,
370 0xac, /* ISRC2INT1 */
371 0xad,
372 0xae,
373 0xaf,
374 };
375
376 #define WM5100_MIXER_CONTROLS(name, base) \
377 SOC_SINGLE_TLV(name " Input 1 Volume", base + 1 , \
378 WM5100_MIXER_VOL_SHIFT, 80, 0, mixer_tlv), \
379 SOC_SINGLE_TLV(name " Input 2 Volume", base + 3 , \
380 WM5100_MIXER_VOL_SHIFT, 80, 0, mixer_tlv), \
381 SOC_SINGLE_TLV(name " Input 3 Volume", base + 5 , \
382 WM5100_MIXER_VOL_SHIFT, 80, 0, mixer_tlv), \
383 SOC_SINGLE_TLV(name " Input 4 Volume", base + 7 , \
384 WM5100_MIXER_VOL_SHIFT, 80, 0, mixer_tlv)
385
386 #define WM5100_MUX_ENUM_DECL(name, reg) \
387 SOC_VALUE_ENUM_SINGLE_DECL(name, reg, 0, 0xff, \
388 wm5100_mixer_texts, wm5100_mixer_values)
389
390 #define WM5100_MUX_CTL_DECL(name) \
391 const struct snd_kcontrol_new name##_mux = \
392 SOC_DAPM_VALUE_ENUM("Route", name##_enum)
393
394 #define WM5100_MIXER_ENUMS(name, base_reg) \
395 static WM5100_MUX_ENUM_DECL(name##_in1_enum, base_reg); \
396 static WM5100_MUX_ENUM_DECL(name##_in2_enum, base_reg + 2); \
397 static WM5100_MUX_ENUM_DECL(name##_in3_enum, base_reg + 4); \
398 static WM5100_MUX_ENUM_DECL(name##_in4_enum, base_reg + 6); \
399 static WM5100_MUX_CTL_DECL(name##_in1); \
400 static WM5100_MUX_CTL_DECL(name##_in2); \
401 static WM5100_MUX_CTL_DECL(name##_in3); \
402 static WM5100_MUX_CTL_DECL(name##_in4)
403
404 WM5100_MIXER_ENUMS(HPOUT1L, WM5100_OUT1LMIX_INPUT_1_SOURCE);
405 WM5100_MIXER_ENUMS(HPOUT1R, WM5100_OUT1RMIX_INPUT_1_SOURCE);
406 WM5100_MIXER_ENUMS(HPOUT2L, WM5100_OUT2LMIX_INPUT_1_SOURCE);
407 WM5100_MIXER_ENUMS(HPOUT2R, WM5100_OUT2RMIX_INPUT_1_SOURCE);
408 WM5100_MIXER_ENUMS(HPOUT3L, WM5100_OUT3LMIX_INPUT_1_SOURCE);
409 WM5100_MIXER_ENUMS(HPOUT3R, WM5100_OUT3RMIX_INPUT_1_SOURCE);
410
411 WM5100_MIXER_ENUMS(SPKOUTL, WM5100_OUT4LMIX_INPUT_1_SOURCE);
412 WM5100_MIXER_ENUMS(SPKOUTR, WM5100_OUT4RMIX_INPUT_1_SOURCE);
413 WM5100_MIXER_ENUMS(SPKDAT1L, WM5100_OUT5LMIX_INPUT_1_SOURCE);
414 WM5100_MIXER_ENUMS(SPKDAT1R, WM5100_OUT5RMIX_INPUT_1_SOURCE);
415 WM5100_MIXER_ENUMS(SPKDAT2L, WM5100_OUT6LMIX_INPUT_1_SOURCE);
416 WM5100_MIXER_ENUMS(SPKDAT2R, WM5100_OUT6RMIX_INPUT_1_SOURCE);
417
418 WM5100_MIXER_ENUMS(PWM1, WM5100_PWM1MIX_INPUT_1_SOURCE);
419 WM5100_MIXER_ENUMS(PWM2, WM5100_PWM1MIX_INPUT_1_SOURCE);
420
421 WM5100_MIXER_ENUMS(AIF1TX1, WM5100_AIF1TX1MIX_INPUT_1_SOURCE);
422 WM5100_MIXER_ENUMS(AIF1TX2, WM5100_AIF1TX2MIX_INPUT_1_SOURCE);
423 WM5100_MIXER_ENUMS(AIF1TX3, WM5100_AIF1TX3MIX_INPUT_1_SOURCE);
424 WM5100_MIXER_ENUMS(AIF1TX4, WM5100_AIF1TX4MIX_INPUT_1_SOURCE);
425 WM5100_MIXER_ENUMS(AIF1TX5, WM5100_AIF1TX5MIX_INPUT_1_SOURCE);
426 WM5100_MIXER_ENUMS(AIF1TX6, WM5100_AIF1TX6MIX_INPUT_1_SOURCE);
427 WM5100_MIXER_ENUMS(AIF1TX7, WM5100_AIF1TX7MIX_INPUT_1_SOURCE);
428 WM5100_MIXER_ENUMS(AIF1TX8, WM5100_AIF1TX8MIX_INPUT_1_SOURCE);
429
430 WM5100_MIXER_ENUMS(AIF2TX1, WM5100_AIF2TX1MIX_INPUT_1_SOURCE);
431 WM5100_MIXER_ENUMS(AIF2TX2, WM5100_AIF2TX2MIX_INPUT_1_SOURCE);
432
433 WM5100_MIXER_ENUMS(AIF3TX1, WM5100_AIF1TX1MIX_INPUT_1_SOURCE);
434 WM5100_MIXER_ENUMS(AIF3TX2, WM5100_AIF1TX2MIX_INPUT_1_SOURCE);
435
436 WM5100_MIXER_ENUMS(EQ1, WM5100_EQ1MIX_INPUT_1_SOURCE);
437 WM5100_MIXER_ENUMS(EQ2, WM5100_EQ2MIX_INPUT_1_SOURCE);
438 WM5100_MIXER_ENUMS(EQ3, WM5100_EQ3MIX_INPUT_1_SOURCE);
439 WM5100_MIXER_ENUMS(EQ4, WM5100_EQ4MIX_INPUT_1_SOURCE);
440
441 WM5100_MIXER_ENUMS(DRC1L, WM5100_DRC1LMIX_INPUT_1_SOURCE);
442 WM5100_MIXER_ENUMS(DRC1R, WM5100_DRC1RMIX_INPUT_1_SOURCE);
443
444 WM5100_MIXER_ENUMS(LHPF1, WM5100_HPLP1MIX_INPUT_1_SOURCE);
445 WM5100_MIXER_ENUMS(LHPF2, WM5100_HPLP2MIX_INPUT_1_SOURCE);
446 WM5100_MIXER_ENUMS(LHPF3, WM5100_HPLP3MIX_INPUT_1_SOURCE);
447 WM5100_MIXER_ENUMS(LHPF4, WM5100_HPLP4MIX_INPUT_1_SOURCE);
448
449 #define WM5100_MUX(name, ctrl) \
450 SND_SOC_DAPM_VALUE_MUX(name, SND_SOC_NOPM, 0, 0, ctrl)
451
452 #define WM5100_MIXER_WIDGETS(name, name_str) \
453 WM5100_MUX(name_str " Input 1", &name##_in1_mux), \
454 WM5100_MUX(name_str " Input 2", &name##_in2_mux), \
455 WM5100_MUX(name_str " Input 3", &name##_in3_mux), \
456 WM5100_MUX(name_str " Input 4", &name##_in4_mux), \
457 SND_SOC_DAPM_MIXER(name_str " Mixer", SND_SOC_NOPM, 0, 0, NULL, 0)
458
459 #define WM5100_MIXER_INPUT_ROUTES(name) \
460 { name, "Tone Generator 1", "Tone Generator 1" }, \
461 { name, "Tone Generator 2", "Tone Generator 2" }, \
462 { name, "IN1L", "IN1L PGA" }, \
463 { name, "IN1R", "IN1R PGA" }, \
464 { name, "IN2L", "IN2L PGA" }, \
465 { name, "IN2R", "IN2R PGA" }, \
466 { name, "IN3L", "IN3L PGA" }, \
467 { name, "IN3R", "IN3R PGA" }, \
468 { name, "IN4L", "IN4L PGA" }, \
469 { name, "IN4R", "IN4R PGA" }, \
470 { name, "AIF1RX1", "AIF1RX1" }, \
471 { name, "AIF1RX2", "AIF1RX2" }, \
472 { name, "AIF1RX3", "AIF1RX3" }, \
473 { name, "AIF1RX4", "AIF1RX4" }, \
474 { name, "AIF1RX5", "AIF1RX5" }, \
475 { name, "AIF1RX6", "AIF1RX6" }, \
476 { name, "AIF1RX7", "AIF1RX7" }, \
477 { name, "AIF1RX8", "AIF1RX8" }, \
478 { name, "AIF2RX1", "AIF2RX1" }, \
479 { name, "AIF2RX2", "AIF2RX2" }, \
480 { name, "AIF3RX1", "AIF3RX1" }, \
481 { name, "AIF3RX2", "AIF3RX2" }, \
482 { name, "EQ1", "EQ1" }, \
483 { name, "EQ2", "EQ2" }, \
484 { name, "EQ3", "EQ3" }, \
485 { name, "EQ4", "EQ4" }, \
486 { name, "DRC1L", "DRC1L" }, \
487 { name, "DRC1R", "DRC1R" }, \
488 { name, "LHPF1", "LHPF1" }, \
489 { name, "LHPF2", "LHPF2" }, \
490 { name, "LHPF3", "LHPF3" }, \
491 { name, "LHPF4", "LHPF4" }
492
493 #define WM5100_MIXER_ROUTES(widget, name) \
494 { widget, NULL, name " Mixer" }, \
495 { name " Mixer", NULL, name " Input 1" }, \
496 { name " Mixer", NULL, name " Input 2" }, \
497 { name " Mixer", NULL, name " Input 3" }, \
498 { name " Mixer", NULL, name " Input 4" }, \
499 WM5100_MIXER_INPUT_ROUTES(name " Input 1"), \
500 WM5100_MIXER_INPUT_ROUTES(name " Input 2"), \
501 WM5100_MIXER_INPUT_ROUTES(name " Input 3"), \
502 WM5100_MIXER_INPUT_ROUTES(name " Input 4")
503
504 static const char *wm5100_lhpf_mode_text[] = {
505 "Low-pass", "High-pass"
506 };
507
508 static const struct soc_enum wm5100_lhpf1_mode =
509 SOC_ENUM_SINGLE(WM5100_HPLPF1_1, WM5100_LHPF1_MODE_SHIFT, 2,
510 wm5100_lhpf_mode_text);
511
512 static const struct soc_enum wm5100_lhpf2_mode =
513 SOC_ENUM_SINGLE(WM5100_HPLPF2_1, WM5100_LHPF2_MODE_SHIFT, 2,
514 wm5100_lhpf_mode_text);
515
516 static const struct soc_enum wm5100_lhpf3_mode =
517 SOC_ENUM_SINGLE(WM5100_HPLPF3_1, WM5100_LHPF3_MODE_SHIFT, 2,
518 wm5100_lhpf_mode_text);
519
520 static const struct soc_enum wm5100_lhpf4_mode =
521 SOC_ENUM_SINGLE(WM5100_HPLPF4_1, WM5100_LHPF4_MODE_SHIFT, 2,
522 wm5100_lhpf_mode_text);
523
524 static const struct snd_kcontrol_new wm5100_snd_controls[] = {
525 SOC_SINGLE("IN1 High Performance Switch", WM5100_IN1L_CONTROL,
526 WM5100_IN1_OSR_SHIFT, 1, 0),
527 SOC_SINGLE("IN2 High Performance Switch", WM5100_IN2L_CONTROL,
528 WM5100_IN2_OSR_SHIFT, 1, 0),
529 SOC_SINGLE("IN3 High Performance Switch", WM5100_IN3L_CONTROL,
530 WM5100_IN3_OSR_SHIFT, 1, 0),
531 SOC_SINGLE("IN4 High Performance Switch", WM5100_IN4L_CONTROL,
532 WM5100_IN4_OSR_SHIFT, 1, 0),
533
534 /* Only applicable for analogue inputs */
535 SOC_DOUBLE_R_TLV("IN1 Volume", WM5100_IN1L_CONTROL, WM5100_IN1R_CONTROL,
536 WM5100_IN1L_PGA_VOL_SHIFT, 94, 0, in_tlv),
537 SOC_DOUBLE_R_TLV("IN2 Volume", WM5100_IN2L_CONTROL, WM5100_IN2R_CONTROL,
538 WM5100_IN2L_PGA_VOL_SHIFT, 94, 0, in_tlv),
539 SOC_DOUBLE_R_TLV("IN3 Volume", WM5100_IN3L_CONTROL, WM5100_IN3R_CONTROL,
540 WM5100_IN3L_PGA_VOL_SHIFT, 94, 0, in_tlv),
541 SOC_DOUBLE_R_TLV("IN4 Volume", WM5100_IN4L_CONTROL, WM5100_IN4R_CONTROL,
542 WM5100_IN4L_PGA_VOL_SHIFT, 94, 0, in_tlv),
543
544 SOC_DOUBLE_R_TLV("IN1 Digital Volume", WM5100_ADC_DIGITAL_VOLUME_1L,
545 WM5100_ADC_DIGITAL_VOLUME_1R, WM5100_IN1L_VOL_SHIFT, 191,
546 0, digital_tlv),
547 SOC_DOUBLE_R_TLV("IN2 Digital Volume", WM5100_ADC_DIGITAL_VOLUME_2L,
548 WM5100_ADC_DIGITAL_VOLUME_2R, WM5100_IN2L_VOL_SHIFT, 191,
549 0, digital_tlv),
550 SOC_DOUBLE_R_TLV("IN3 Digital Volume", WM5100_ADC_DIGITAL_VOLUME_3L,
551 WM5100_ADC_DIGITAL_VOLUME_3R, WM5100_IN3L_VOL_SHIFT, 191,
552 0, digital_tlv),
553 SOC_DOUBLE_R_TLV("IN4 Digital Volume", WM5100_ADC_DIGITAL_VOLUME_4L,
554 WM5100_ADC_DIGITAL_VOLUME_4R, WM5100_IN4L_VOL_SHIFT, 191,
555 0, digital_tlv),
556
557 SOC_DOUBLE_R("IN1 Switch", WM5100_ADC_DIGITAL_VOLUME_1L,
558 WM5100_ADC_DIGITAL_VOLUME_1R, WM5100_IN1L_MUTE_SHIFT, 1, 1),
559 SOC_DOUBLE_R("IN2 Switch", WM5100_ADC_DIGITAL_VOLUME_2L,
560 WM5100_ADC_DIGITAL_VOLUME_2R, WM5100_IN2L_MUTE_SHIFT, 1, 1),
561 SOC_DOUBLE_R("IN3 Switch", WM5100_ADC_DIGITAL_VOLUME_3L,
562 WM5100_ADC_DIGITAL_VOLUME_3R, WM5100_IN3L_MUTE_SHIFT, 1, 1),
563 SOC_DOUBLE_R("IN4 Switch", WM5100_ADC_DIGITAL_VOLUME_4L,
564 WM5100_ADC_DIGITAL_VOLUME_4R, WM5100_IN4L_MUTE_SHIFT, 1, 1),
565
566 SOC_SINGLE("HPOUT1 High Performance Switch", WM5100_OUT_VOLUME_1L,
567 WM5100_OUT1_OSR_SHIFT, 1, 0),
568 SOC_SINGLE("HPOUT2 High Performance Switch", WM5100_OUT_VOLUME_2L,
569 WM5100_OUT2_OSR_SHIFT, 1, 0),
570 SOC_SINGLE("HPOUT3 High Performance Switch", WM5100_OUT_VOLUME_3L,
571 WM5100_OUT3_OSR_SHIFT, 1, 0),
572 SOC_SINGLE("SPKOUT High Performance Switch", WM5100_OUT_VOLUME_4L,
573 WM5100_OUT4_OSR_SHIFT, 1, 0),
574 SOC_SINGLE("SPKDAT1 High Performance Switch", WM5100_DAC_VOLUME_LIMIT_5L,
575 WM5100_OUT5_OSR_SHIFT, 1, 0),
576 SOC_SINGLE("SPKDAT2 High Performance Switch", WM5100_DAC_VOLUME_LIMIT_6L,
577 WM5100_OUT6_OSR_SHIFT, 1, 0),
578
579 SOC_DOUBLE_R_TLV("HPOUT1 Digital Volume", WM5100_DAC_DIGITAL_VOLUME_1L,
580 WM5100_DAC_DIGITAL_VOLUME_1R, WM5100_OUT1L_VOL_SHIFT, 159, 0,
581 digital_tlv),
582 SOC_DOUBLE_R_TLV("HPOUT2 Digital Volume", WM5100_DAC_DIGITAL_VOLUME_2L,
583 WM5100_DAC_DIGITAL_VOLUME_2R, WM5100_OUT2L_VOL_SHIFT, 159, 0,
584 digital_tlv),
585 SOC_DOUBLE_R_TLV("HPOUT3 Digital Volume", WM5100_DAC_DIGITAL_VOLUME_3L,
586 WM5100_DAC_DIGITAL_VOLUME_3R, WM5100_OUT3L_VOL_SHIFT, 159, 0,
587 digital_tlv),
588 SOC_DOUBLE_R_TLV("SPKOUT Digital Volume", WM5100_DAC_DIGITAL_VOLUME_4L,
589 WM5100_DAC_DIGITAL_VOLUME_4R, WM5100_OUT4L_VOL_SHIFT, 159, 0,
590 digital_tlv),
591 SOC_DOUBLE_R_TLV("SPKDAT1 Digital Volume", WM5100_DAC_DIGITAL_VOLUME_5L,
592 WM5100_DAC_DIGITAL_VOLUME_5R, WM5100_OUT5L_VOL_SHIFT, 159, 0,
593 digital_tlv),
594 SOC_DOUBLE_R_TLV("SPKDAT2 Digital Volume", WM5100_DAC_DIGITAL_VOLUME_6L,
595 WM5100_DAC_DIGITAL_VOLUME_6R, WM5100_OUT6L_VOL_SHIFT, 159, 0,
596 digital_tlv),
597
598 SOC_DOUBLE_R("HPOUT1 Digital Switch", WM5100_DAC_DIGITAL_VOLUME_1L,
599 WM5100_DAC_DIGITAL_VOLUME_1R, WM5100_OUT1L_MUTE_SHIFT, 1, 1),
600 SOC_DOUBLE_R("HPOUT2 Digital Switch", WM5100_DAC_DIGITAL_VOLUME_2L,
601 WM5100_DAC_DIGITAL_VOLUME_2R, WM5100_OUT2L_MUTE_SHIFT, 1, 1),
602 SOC_DOUBLE_R("HPOUT3 Digital Switch", WM5100_DAC_DIGITAL_VOLUME_3L,
603 WM5100_DAC_DIGITAL_VOLUME_3R, WM5100_OUT3L_MUTE_SHIFT, 1, 1),
604 SOC_DOUBLE_R("SPKOUT Digital Switch", WM5100_DAC_DIGITAL_VOLUME_4L,
605 WM5100_DAC_DIGITAL_VOLUME_4R, WM5100_OUT4L_MUTE_SHIFT, 1, 1),
606 SOC_DOUBLE_R("SPKDAT1 Digital Switch", WM5100_DAC_DIGITAL_VOLUME_5L,
607 WM5100_DAC_DIGITAL_VOLUME_5R, WM5100_OUT5L_MUTE_SHIFT, 1, 1),
608 SOC_DOUBLE_R("SPKDAT2 Digital Switch", WM5100_DAC_DIGITAL_VOLUME_6L,
609 WM5100_DAC_DIGITAL_VOLUME_6R, WM5100_OUT6L_MUTE_SHIFT, 1, 1),
610
611 /* FIXME: Only valid from -12dB to 0dB (52-64) */
612 SOC_DOUBLE_R_TLV("HPOUT1 Volume", WM5100_OUT_VOLUME_1L, WM5100_OUT_VOLUME_1R,
613 WM5100_OUT1L_PGA_VOL_SHIFT, 64, 0, out_tlv),
614 SOC_DOUBLE_R_TLV("HPOUT2 Volume", WM5100_OUT_VOLUME_2L, WM5100_OUT_VOLUME_2R,
615 WM5100_OUT2L_PGA_VOL_SHIFT, 64, 0, out_tlv),
616 SOC_DOUBLE_R_TLV("HPOUT3 Volume", WM5100_OUT_VOLUME_3L, WM5100_OUT_VOLUME_3R,
617 WM5100_OUT2L_PGA_VOL_SHIFT, 64, 0, out_tlv),
618
619 SOC_DOUBLE("SPKDAT1 Switch", WM5100_PDM_SPK1_CTRL_1, WM5100_SPK1L_MUTE_SHIFT,
620 WM5100_SPK1R_MUTE_SHIFT, 1, 1),
621 SOC_DOUBLE("SPKDAT2 Switch", WM5100_PDM_SPK2_CTRL_1, WM5100_SPK2L_MUTE_SHIFT,
622 WM5100_SPK2R_MUTE_SHIFT, 1, 1),
623
624 SOC_SINGLE_TLV("EQ1 Band 1 Volume", WM5100_EQ1_1, WM5100_EQ1_B1_GAIN_SHIFT,
625 24, 0, eq_tlv),
626 SOC_SINGLE_TLV("EQ1 Band 2 Volume", WM5100_EQ1_1, WM5100_EQ1_B2_GAIN_SHIFT,
627 24, 0, eq_tlv),
628 SOC_SINGLE_TLV("EQ1 Band 3 Volume", WM5100_EQ1_1, WM5100_EQ1_B3_GAIN_SHIFT,
629 24, 0, eq_tlv),
630 SOC_SINGLE_TLV("EQ1 Band 4 Volume", WM5100_EQ1_2, WM5100_EQ1_B4_GAIN_SHIFT,
631 24, 0, eq_tlv),
632 SOC_SINGLE_TLV("EQ1 Band 5 Volume", WM5100_EQ1_2, WM5100_EQ1_B5_GAIN_SHIFT,
633 24, 0, eq_tlv),
634
635 SOC_SINGLE_TLV("EQ2 Band 1 Volume", WM5100_EQ2_1, WM5100_EQ2_B1_GAIN_SHIFT,
636 24, 0, eq_tlv),
637 SOC_SINGLE_TLV("EQ2 Band 2 Volume", WM5100_EQ2_1, WM5100_EQ2_B2_GAIN_SHIFT,
638 24, 0, eq_tlv),
639 SOC_SINGLE_TLV("EQ2 Band 3 Volume", WM5100_EQ2_1, WM5100_EQ2_B3_GAIN_SHIFT,
640 24, 0, eq_tlv),
641 SOC_SINGLE_TLV("EQ2 Band 4 Volume", WM5100_EQ2_2, WM5100_EQ2_B4_GAIN_SHIFT,
642 24, 0, eq_tlv),
643 SOC_SINGLE_TLV("EQ2 Band 5 Volume", WM5100_EQ2_2, WM5100_EQ2_B5_GAIN_SHIFT,
644 24, 0, eq_tlv),
645
646 SOC_SINGLE_TLV("EQ3 Band 1 Volume", WM5100_EQ1_1, WM5100_EQ3_B1_GAIN_SHIFT,
647 24, 0, eq_tlv),
648 SOC_SINGLE_TLV("EQ3 Band 2 Volume", WM5100_EQ3_1, WM5100_EQ3_B2_GAIN_SHIFT,
649 24, 0, eq_tlv),
650 SOC_SINGLE_TLV("EQ3 Band 3 Volume", WM5100_EQ3_1, WM5100_EQ3_B3_GAIN_SHIFT,
651 24, 0, eq_tlv),
652 SOC_SINGLE_TLV("EQ3 Band 4 Volume", WM5100_EQ3_2, WM5100_EQ3_B4_GAIN_SHIFT,
653 24, 0, eq_tlv),
654 SOC_SINGLE_TLV("EQ3 Band 5 Volume", WM5100_EQ3_2, WM5100_EQ3_B5_GAIN_SHIFT,
655 24, 0, eq_tlv),
656
657 SOC_SINGLE_TLV("EQ4 Band 1 Volume", WM5100_EQ4_1, WM5100_EQ4_B1_GAIN_SHIFT,
658 24, 0, eq_tlv),
659 SOC_SINGLE_TLV("EQ4 Band 2 Volume", WM5100_EQ4_1, WM5100_EQ4_B2_GAIN_SHIFT,
660 24, 0, eq_tlv),
661 SOC_SINGLE_TLV("EQ4 Band 3 Volume", WM5100_EQ4_1, WM5100_EQ4_B3_GAIN_SHIFT,
662 24, 0, eq_tlv),
663 SOC_SINGLE_TLV("EQ4 Band 4 Volume", WM5100_EQ4_2, WM5100_EQ4_B4_GAIN_SHIFT,
664 24, 0, eq_tlv),
665 SOC_SINGLE_TLV("EQ4 Band 5 Volume", WM5100_EQ4_2, WM5100_EQ4_B5_GAIN_SHIFT,
666 24, 0, eq_tlv),
667
668 SOC_ENUM("LHPF1 Mode", wm5100_lhpf1_mode),
669 SOC_ENUM("LHPF2 Mode", wm5100_lhpf2_mode),
670 SOC_ENUM("LHPF3 Mode", wm5100_lhpf3_mode),
671 SOC_ENUM("LHPF4 Mode", wm5100_lhpf4_mode),
672
673 WM5100_MIXER_CONTROLS("HPOUT1L", WM5100_OUT1LMIX_INPUT_1_SOURCE),
674 WM5100_MIXER_CONTROLS("HPOUT1R", WM5100_OUT1RMIX_INPUT_1_SOURCE),
675 WM5100_MIXER_CONTROLS("HPOUT2L", WM5100_OUT2LMIX_INPUT_1_SOURCE),
676 WM5100_MIXER_CONTROLS("HPOUT2R", WM5100_OUT2RMIX_INPUT_1_SOURCE),
677 WM5100_MIXER_CONTROLS("HPOUT3L", WM5100_OUT3LMIX_INPUT_1_SOURCE),
678 WM5100_MIXER_CONTROLS("HPOUT3R", WM5100_OUT3RMIX_INPUT_1_SOURCE),
679
680 WM5100_MIXER_CONTROLS("SPKOUTL", WM5100_OUT4LMIX_INPUT_1_SOURCE),
681 WM5100_MIXER_CONTROLS("SPKOUTR", WM5100_OUT4RMIX_INPUT_1_SOURCE),
682 WM5100_MIXER_CONTROLS("SPKDAT1L", WM5100_OUT5LMIX_INPUT_1_SOURCE),
683 WM5100_MIXER_CONTROLS("SPKDAT1R", WM5100_OUT5RMIX_INPUT_1_SOURCE),
684 WM5100_MIXER_CONTROLS("SPKDAT2L", WM5100_OUT6LMIX_INPUT_1_SOURCE),
685 WM5100_MIXER_CONTROLS("SPKDAT2R", WM5100_OUT6RMIX_INPUT_1_SOURCE),
686
687 WM5100_MIXER_CONTROLS("PWM1", WM5100_PWM1MIX_INPUT_1_SOURCE),
688 WM5100_MIXER_CONTROLS("PWM2", WM5100_PWM2MIX_INPUT_1_SOURCE),
689
690 WM5100_MIXER_CONTROLS("AIF1TX1", WM5100_AIF1TX1MIX_INPUT_1_SOURCE),
691 WM5100_MIXER_CONTROLS("AIF1TX2", WM5100_AIF1TX2MIX_INPUT_1_SOURCE),
692 WM5100_MIXER_CONTROLS("AIF1TX3", WM5100_AIF1TX3MIX_INPUT_1_SOURCE),
693 WM5100_MIXER_CONTROLS("AIF1TX4", WM5100_AIF1TX4MIX_INPUT_1_SOURCE),
694 WM5100_MIXER_CONTROLS("AIF1TX5", WM5100_AIF1TX5MIX_INPUT_1_SOURCE),
695 WM5100_MIXER_CONTROLS("AIF1TX6", WM5100_AIF1TX6MIX_INPUT_1_SOURCE),
696 WM5100_MIXER_CONTROLS("AIF1TX7", WM5100_AIF1TX7MIX_INPUT_1_SOURCE),
697 WM5100_MIXER_CONTROLS("AIF1TX8", WM5100_AIF1TX8MIX_INPUT_1_SOURCE),
698
699 WM5100_MIXER_CONTROLS("AIF2TX1", WM5100_AIF2TX1MIX_INPUT_1_SOURCE),
700 WM5100_MIXER_CONTROLS("AIF2TX2", WM5100_AIF2TX2MIX_INPUT_1_SOURCE),
701
702 WM5100_MIXER_CONTROLS("AIF3TX1", WM5100_AIF3TX1MIX_INPUT_1_SOURCE),
703 WM5100_MIXER_CONTROLS("AIF3TX2", WM5100_AIF3TX2MIX_INPUT_1_SOURCE),
704
705 WM5100_MIXER_CONTROLS("EQ1", WM5100_EQ1MIX_INPUT_1_SOURCE),
706 WM5100_MIXER_CONTROLS("EQ2", WM5100_EQ2MIX_INPUT_1_SOURCE),
707 WM5100_MIXER_CONTROLS("EQ3", WM5100_EQ3MIX_INPUT_1_SOURCE),
708 WM5100_MIXER_CONTROLS("EQ4", WM5100_EQ4MIX_INPUT_1_SOURCE),
709
710 WM5100_MIXER_CONTROLS("DRC1L", WM5100_DRC1LMIX_INPUT_1_SOURCE),
711 WM5100_MIXER_CONTROLS("DRC1R", WM5100_DRC1RMIX_INPUT_1_SOURCE),
712
713 WM5100_MIXER_CONTROLS("LHPF1", WM5100_HPLP1MIX_INPUT_1_SOURCE),
714 WM5100_MIXER_CONTROLS("LHPF2", WM5100_HPLP2MIX_INPUT_1_SOURCE),
715 WM5100_MIXER_CONTROLS("LHPF3", WM5100_HPLP3MIX_INPUT_1_SOURCE),
716 WM5100_MIXER_CONTROLS("LHPF4", WM5100_HPLP4MIX_INPUT_1_SOURCE),
717 };
718
719 static void wm5100_seq_notifier(struct snd_soc_dapm_context *dapm,
720 enum snd_soc_dapm_type event, int subseq)
721 {
722 struct snd_soc_codec *codec = container_of(dapm,
723 struct snd_soc_codec, dapm);
724 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
725 u16 val, expect, i;
726
727 /* Wait for the outputs to flag themselves as enabled */
728 if (wm5100->out_ena[0]) {
729 expect = snd_soc_read(codec, WM5100_CHANNEL_ENABLES_1);
730 for (i = 0; i < 200; i++) {
731 val = snd_soc_read(codec, WM5100_OUTPUT_STATUS_1);
732 if (val == expect) {
733 wm5100->out_ena[0] = false;
734 break;
735 }
736 }
737 if (i == 200) {
738 dev_err(codec->dev, "Timeout waiting for OUTPUT1 %x\n",
739 expect);
740 }
741 }
742
743 if (wm5100->out_ena[1]) {
744 expect = snd_soc_read(codec, WM5100_OUTPUT_ENABLES_2);
745 for (i = 0; i < 200; i++) {
746 val = snd_soc_read(codec, WM5100_OUTPUT_STATUS_2);
747 if (val == expect) {
748 wm5100->out_ena[1] = false;
749 break;
750 }
751 }
752 if (i == 200) {
753 dev_err(codec->dev, "Timeout waiting for OUTPUT2 %x\n",
754 expect);
755 }
756 }
757 }
758
759 static int wm5100_out_ev(struct snd_soc_dapm_widget *w,
760 struct snd_kcontrol *kcontrol,
761 int event)
762 {
763 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(w->codec);
764
765 switch (w->reg) {
766 case WM5100_CHANNEL_ENABLES_1:
767 wm5100->out_ena[0] = true;
768 break;
769 case WM5100_OUTPUT_ENABLES_2:
770 wm5100->out_ena[0] = true;
771 break;
772 default:
773 break;
774 }
775
776 return 0;
777 }
778
779 static int wm5100_cp_ev(struct snd_soc_dapm_widget *w,
780 struct snd_kcontrol *kcontrol,
781 int event)
782 {
783 struct snd_soc_codec *codec = w->codec;
784 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
785 int ret;
786
787 switch (event) {
788 case SND_SOC_DAPM_PRE_PMU:
789 ret = regulator_enable(wm5100->cpvdd);
790 if (ret != 0) {
791 dev_err(codec->dev, "Failed to enable CPVDD: %d\n",
792 ret);
793 return ret;
794 }
795 return ret;
796
797 case SND_SOC_DAPM_POST_PMD:
798 ret = regulator_disable_deferred(wm5100->cpvdd, 20);
799 if (ret != 0) {
800 dev_err(codec->dev, "Failed to disable CPVDD: %d\n",
801 ret);
802 return ret;
803 }
804 return ret;
805
806 default:
807 BUG();
808 return 0;
809 }
810 }
811
812 static int wm5100_dbvdd_ev(struct snd_soc_dapm_widget *w,
813 struct snd_kcontrol *kcontrol,
814 int event)
815 {
816 struct snd_soc_codec *codec = w->codec;
817 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
818 struct regulator *regulator;
819 int ret;
820
821 switch (w->shift) {
822 case 2:
823 regulator = wm5100->dbvdd2;
824 break;
825 case 3:
826 regulator = wm5100->dbvdd3;
827 break;
828 default:
829 BUG();
830 return 0;
831 }
832
833 switch (event) {
834 case SND_SOC_DAPM_PRE_PMU:
835 ret = regulator_enable(regulator);
836 if (ret != 0) {
837 dev_err(codec->dev, "Failed to enable DBVDD%d: %d\n",
838 w->shift, ret);
839 return ret;
840 }
841 return ret;
842
843 case SND_SOC_DAPM_POST_PMD:
844 ret = regulator_disable(regulator);
845 if (ret != 0) {
846 dev_err(codec->dev, "Failed to enable DBVDD%d: %d\n",
847 w->shift, ret);
848 return ret;
849 }
850 return ret;
851
852 default:
853 BUG();
854 return 0;
855 }
856 }
857
858 static void wm5100_log_status3(struct snd_soc_codec *codec, int val)
859 {
860 if (val & WM5100_SPK_SHUTDOWN_WARN_EINT)
861 dev_crit(codec->dev, "Speaker shutdown warning\n");
862 if (val & WM5100_SPK_SHUTDOWN_EINT)
863 dev_crit(codec->dev, "Speaker shutdown\n");
864 if (val & WM5100_CLKGEN_ERR_EINT)
865 dev_crit(codec->dev, "SYSCLK underclocked\n");
866 if (val & WM5100_CLKGEN_ERR_ASYNC_EINT)
867 dev_crit(codec->dev, "ASYNCCLK underclocked\n");
868 }
869
870 static void wm5100_log_status4(struct snd_soc_codec *codec, int val)
871 {
872 if (val & WM5100_AIF3_ERR_EINT)
873 dev_err(codec->dev, "AIF3 configuration error\n");
874 if (val & WM5100_AIF2_ERR_EINT)
875 dev_err(codec->dev, "AIF2 configuration error\n");
876 if (val & WM5100_AIF1_ERR_EINT)
877 dev_err(codec->dev, "AIF1 configuration error\n");
878 if (val & WM5100_CTRLIF_ERR_EINT)
879 dev_err(codec->dev, "Control interface error\n");
880 if (val & WM5100_ISRC2_UNDERCLOCKED_EINT)
881 dev_err(codec->dev, "ISRC2 underclocked\n");
882 if (val & WM5100_ISRC1_UNDERCLOCKED_EINT)
883 dev_err(codec->dev, "ISRC1 underclocked\n");
884 if (val & WM5100_FX_UNDERCLOCKED_EINT)
885 dev_err(codec->dev, "FX underclocked\n");
886 if (val & WM5100_AIF3_UNDERCLOCKED_EINT)
887 dev_err(codec->dev, "AIF3 underclocked\n");
888 if (val & WM5100_AIF2_UNDERCLOCKED_EINT)
889 dev_err(codec->dev, "AIF2 underclocked\n");
890 if (val & WM5100_AIF1_UNDERCLOCKED_EINT)
891 dev_err(codec->dev, "AIF1 underclocked\n");
892 if (val & WM5100_ASRC_UNDERCLOCKED_EINT)
893 dev_err(codec->dev, "ASRC underclocked\n");
894 if (val & WM5100_DAC_UNDERCLOCKED_EINT)
895 dev_err(codec->dev, "DAC underclocked\n");
896 if (val & WM5100_ADC_UNDERCLOCKED_EINT)
897 dev_err(codec->dev, "ADC underclocked\n");
898 if (val & WM5100_MIXER_UNDERCLOCKED_EINT)
899 dev_err(codec->dev, "Mixer underclocked\n");
900 }
901
902 static int wm5100_post_ev(struct snd_soc_dapm_widget *w,
903 struct snd_kcontrol *kcontrol,
904 int event)
905 {
906 struct snd_soc_codec *codec = w->codec;
907 int ret;
908
909 ret = snd_soc_read(codec, WM5100_INTERRUPT_RAW_STATUS_3);
910 ret &= WM5100_SPK_SHUTDOWN_WARN_STS |
911 WM5100_SPK_SHUTDOWN_STS | WM5100_CLKGEN_ERR_STS |
912 WM5100_CLKGEN_ERR_ASYNC_STS;
913 wm5100_log_status3(codec, ret);
914
915 ret = snd_soc_read(codec, WM5100_INTERRUPT_RAW_STATUS_4);
916 wm5100_log_status4(codec, ret);
917
918 return 0;
919 }
920
921 static const struct snd_soc_dapm_widget wm5100_dapm_widgets[] = {
922 SND_SOC_DAPM_SUPPLY("SYSCLK", WM5100_CLOCKING_3, WM5100_SYSCLK_ENA_SHIFT, 0,
923 NULL, 0),
924 SND_SOC_DAPM_SUPPLY("ASYNCCLK", WM5100_CLOCKING_6, WM5100_ASYNC_CLK_ENA_SHIFT,
925 0, NULL, 0),
926
927 SND_SOC_DAPM_SUPPLY("CP1", WM5100_HP_CHARGE_PUMP_1, WM5100_CP1_ENA_SHIFT, 0,
928 wm5100_cp_ev,
929 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
930 SND_SOC_DAPM_SUPPLY("CP2", WM5100_MIC_CHARGE_PUMP_1, WM5100_CP2_ENA_SHIFT, 0,
931 NULL, 0),
932 SND_SOC_DAPM_SUPPLY("CP2 Active", WM5100_MIC_CHARGE_PUMP_1,
933 WM5100_CP2_BYPASS_SHIFT, 1, wm5100_cp_ev,
934 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
935 SND_SOC_DAPM_SUPPLY("DBVDD2", SND_SOC_NOPM, 2, 0, wm5100_dbvdd_ev,
936 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
937 SND_SOC_DAPM_SUPPLY("DBVDD3", SND_SOC_NOPM, 3, 0, wm5100_dbvdd_ev,
938 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
939
940 SND_SOC_DAPM_SUPPLY("MICBIAS1", WM5100_MIC_BIAS_CTRL_1, WM5100_MICB1_ENA_SHIFT,
941 0, NULL, 0),
942 SND_SOC_DAPM_SUPPLY("MICBIAS2", WM5100_MIC_BIAS_CTRL_2, WM5100_MICB2_ENA_SHIFT,
943 0, NULL, 0),
944 SND_SOC_DAPM_SUPPLY("MICBIAS3", WM5100_MIC_BIAS_CTRL_3, WM5100_MICB3_ENA_SHIFT,
945 0, NULL, 0),
946
947 SND_SOC_DAPM_INPUT("IN1L"),
948 SND_SOC_DAPM_INPUT("IN1R"),
949 SND_SOC_DAPM_INPUT("IN2L"),
950 SND_SOC_DAPM_INPUT("IN2R"),
951 SND_SOC_DAPM_INPUT("IN3L"),
952 SND_SOC_DAPM_INPUT("IN3R"),
953 SND_SOC_DAPM_INPUT("IN4L"),
954 SND_SOC_DAPM_INPUT("IN4R"),
955 SND_SOC_DAPM_SIGGEN("TONE"),
956
957 SND_SOC_DAPM_PGA_E("IN1L PGA", WM5100_INPUT_ENABLES, WM5100_IN1L_ENA_SHIFT, 0,
958 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
959 SND_SOC_DAPM_PGA_E("IN1R PGA", WM5100_INPUT_ENABLES, WM5100_IN1R_ENA_SHIFT, 0,
960 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
961 SND_SOC_DAPM_PGA_E("IN2L PGA", WM5100_INPUT_ENABLES, WM5100_IN2L_ENA_SHIFT, 0,
962 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
963 SND_SOC_DAPM_PGA_E("IN2R PGA", WM5100_INPUT_ENABLES, WM5100_IN2R_ENA_SHIFT, 0,
964 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
965 SND_SOC_DAPM_PGA_E("IN3L PGA", WM5100_INPUT_ENABLES, WM5100_IN3L_ENA_SHIFT, 0,
966 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
967 SND_SOC_DAPM_PGA_E("IN3R PGA", WM5100_INPUT_ENABLES, WM5100_IN3R_ENA_SHIFT, 0,
968 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
969 SND_SOC_DAPM_PGA_E("IN4L PGA", WM5100_INPUT_ENABLES, WM5100_IN4L_ENA_SHIFT, 0,
970 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
971 SND_SOC_DAPM_PGA_E("IN4R PGA", WM5100_INPUT_ENABLES, WM5100_IN4R_ENA_SHIFT, 0,
972 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
973
974 SND_SOC_DAPM_PGA("Tone Generator 1", WM5100_TONE_GENERATOR_1,
975 WM5100_TONE1_ENA_SHIFT, 0, NULL, 0),
976 SND_SOC_DAPM_PGA("Tone Generator 2", WM5100_TONE_GENERATOR_1,
977 WM5100_TONE2_ENA_SHIFT, 0, NULL, 0),
978
979 SND_SOC_DAPM_AIF_IN("AIF1RX1", "AIF1 Playback", 0,
980 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX1_ENA_SHIFT, 0),
981 SND_SOC_DAPM_AIF_IN("AIF1RX2", "AIF1 Playback", 1,
982 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX2_ENA_SHIFT, 0),
983 SND_SOC_DAPM_AIF_IN("AIF1RX3", "AIF1 Playback", 2,
984 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX3_ENA_SHIFT, 0),
985 SND_SOC_DAPM_AIF_IN("AIF1RX4", "AIF1 Playback", 3,
986 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX4_ENA_SHIFT, 0),
987 SND_SOC_DAPM_AIF_IN("AIF1RX5", "AIF1 Playback", 4,
988 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX5_ENA_SHIFT, 0),
989 SND_SOC_DAPM_AIF_IN("AIF1RX6", "AIF1 Playback", 5,
990 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX6_ENA_SHIFT, 0),
991 SND_SOC_DAPM_AIF_IN("AIF1RX7", "AIF1 Playback", 6,
992 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX7_ENA_SHIFT, 0),
993 SND_SOC_DAPM_AIF_IN("AIF1RX8", "AIF1 Playback", 7,
994 WM5100_AUDIO_IF_1_27, WM5100_AIF1RX8_ENA_SHIFT, 0),
995
996 SND_SOC_DAPM_AIF_IN("AIF2RX1", "AIF2 Playback", 0,
997 WM5100_AUDIO_IF_2_27, WM5100_AIF2RX1_ENA_SHIFT, 0),
998 SND_SOC_DAPM_AIF_IN("AIF2RX2", "AIF2 Playback", 1,
999 WM5100_AUDIO_IF_2_27, WM5100_AIF2RX2_ENA_SHIFT, 0),
1000
1001 SND_SOC_DAPM_AIF_IN("AIF3RX1", "AIF3 Playback", 0,
1002 WM5100_AUDIO_IF_3_27, WM5100_AIF3RX1_ENA_SHIFT, 0),
1003 SND_SOC_DAPM_AIF_IN("AIF3RX2", "AIF3 Playback", 1,
1004 WM5100_AUDIO_IF_3_27, WM5100_AIF3RX2_ENA_SHIFT, 0),
1005
1006 SND_SOC_DAPM_AIF_OUT("AIF1TX1", "AIF1 Capture", 0,
1007 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX1_ENA_SHIFT, 0),
1008 SND_SOC_DAPM_AIF_OUT("AIF1TX2", "AIF1 Capture", 1,
1009 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX2_ENA_SHIFT, 0),
1010 SND_SOC_DAPM_AIF_OUT("AIF1TX3", "AIF1 Capture", 2,
1011 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX3_ENA_SHIFT, 0),
1012 SND_SOC_DAPM_AIF_OUT("AIF1TX4", "AIF1 Capture", 3,
1013 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX4_ENA_SHIFT, 0),
1014 SND_SOC_DAPM_AIF_OUT("AIF1TX5", "AIF1 Capture", 4,
1015 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX5_ENA_SHIFT, 0),
1016 SND_SOC_DAPM_AIF_OUT("AIF1TX6", "AIF1 Capture", 5,
1017 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX6_ENA_SHIFT, 0),
1018 SND_SOC_DAPM_AIF_OUT("AIF1TX7", "AIF1 Capture", 6,
1019 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX7_ENA_SHIFT, 0),
1020 SND_SOC_DAPM_AIF_OUT("AIF1TX8", "AIF1 Capture", 7,
1021 WM5100_AUDIO_IF_1_26, WM5100_AIF1TX8_ENA_SHIFT, 0),
1022
1023 SND_SOC_DAPM_AIF_OUT("AIF2TX1", "AIF2 Capture", 0,
1024 WM5100_AUDIO_IF_2_26, WM5100_AIF2TX1_ENA_SHIFT, 0),
1025 SND_SOC_DAPM_AIF_OUT("AIF2TX2", "AIF2 Capture", 1,
1026 WM5100_AUDIO_IF_2_26, WM5100_AIF2TX2_ENA_SHIFT, 0),
1027
1028 SND_SOC_DAPM_AIF_OUT("AIF3TX1", "AIF3 Capture", 0,
1029 WM5100_AUDIO_IF_3_26, WM5100_AIF3TX1_ENA_SHIFT, 0),
1030 SND_SOC_DAPM_AIF_OUT("AIF3TX2", "AIF3 Capture", 1,
1031 WM5100_AUDIO_IF_3_26, WM5100_AIF3TX2_ENA_SHIFT, 0),
1032
1033 SND_SOC_DAPM_PGA_E("OUT6L", WM5100_OUTPUT_ENABLES_2, WM5100_OUT6L_ENA_SHIFT, 0,
1034 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1035 SND_SOC_DAPM_PGA_E("OUT6R", WM5100_OUTPUT_ENABLES_2, WM5100_OUT6R_ENA_SHIFT, 0,
1036 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1037 SND_SOC_DAPM_PGA_E("OUT5L", WM5100_OUTPUT_ENABLES_2, WM5100_OUT5L_ENA_SHIFT, 0,
1038 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1039 SND_SOC_DAPM_PGA_E("OUT5R", WM5100_OUTPUT_ENABLES_2, WM5100_OUT5R_ENA_SHIFT, 0,
1040 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1041 SND_SOC_DAPM_PGA_E("OUT4L", WM5100_OUTPUT_ENABLES_2, WM5100_OUT4L_ENA_SHIFT, 0,
1042 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1043 SND_SOC_DAPM_PGA_E("OUT4R", WM5100_OUTPUT_ENABLES_2, WM5100_OUT4R_ENA_SHIFT, 0,
1044 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1045 SND_SOC_DAPM_PGA_E("OUT3L", WM5100_CHANNEL_ENABLES_1, WM5100_HP3L_ENA_SHIFT, 0,
1046 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1047 SND_SOC_DAPM_PGA_E("OUT3R", WM5100_CHANNEL_ENABLES_1, WM5100_HP3R_ENA_SHIFT, 0,
1048 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1049 SND_SOC_DAPM_PGA_E("OUT2L", WM5100_CHANNEL_ENABLES_1, WM5100_HP2L_ENA_SHIFT, 0,
1050 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1051 SND_SOC_DAPM_PGA_E("OUT2R", WM5100_CHANNEL_ENABLES_1, WM5100_HP2R_ENA_SHIFT, 0,
1052 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1053 SND_SOC_DAPM_PGA_E("OUT1L", WM5100_CHANNEL_ENABLES_1, WM5100_HP1L_ENA_SHIFT, 0,
1054 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1055 SND_SOC_DAPM_PGA_E("OUT1R", WM5100_CHANNEL_ENABLES_1, WM5100_HP1R_ENA_SHIFT, 0,
1056 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1057 SND_SOC_DAPM_PGA_E("PWM1 Driver", WM5100_PWM_DRIVE_1, WM5100_PWM1_ENA_SHIFT, 0,
1058 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1059 SND_SOC_DAPM_PGA_E("PWM2 Driver", WM5100_PWM_DRIVE_1, WM5100_PWM2_ENA_SHIFT, 0,
1060 NULL, 0, wm5100_out_ev, SND_SOC_DAPM_POST_PMU),
1061
1062 SND_SOC_DAPM_PGA("EQ1", WM5100_EQ1_1, WM5100_EQ1_ENA_SHIFT, 0, NULL, 0),
1063 SND_SOC_DAPM_PGA("EQ2", WM5100_EQ2_1, WM5100_EQ2_ENA_SHIFT, 0, NULL, 0),
1064 SND_SOC_DAPM_PGA("EQ3", WM5100_EQ3_1, WM5100_EQ3_ENA_SHIFT, 0, NULL, 0),
1065 SND_SOC_DAPM_PGA("EQ4", WM5100_EQ4_1, WM5100_EQ4_ENA_SHIFT, 0, NULL, 0),
1066
1067 SND_SOC_DAPM_PGA("DRC1L", WM5100_DRC1_CTRL1, WM5100_DRCL_ENA_SHIFT, 0,
1068 NULL, 0),
1069 SND_SOC_DAPM_PGA("DRC1R", WM5100_DRC1_CTRL1, WM5100_DRCR_ENA_SHIFT, 0,
1070 NULL, 0),
1071
1072 SND_SOC_DAPM_PGA("LHPF1", WM5100_HPLPF1_1, WM5100_LHPF1_ENA_SHIFT, 0,
1073 NULL, 0),
1074 SND_SOC_DAPM_PGA("LHPF2", WM5100_HPLPF2_1, WM5100_LHPF2_ENA_SHIFT, 0,
1075 NULL, 0),
1076 SND_SOC_DAPM_PGA("LHPF3", WM5100_HPLPF3_1, WM5100_LHPF3_ENA_SHIFT, 0,
1077 NULL, 0),
1078 SND_SOC_DAPM_PGA("LHPF4", WM5100_HPLPF4_1, WM5100_LHPF4_ENA_SHIFT, 0,
1079 NULL, 0),
1080
1081 WM5100_MIXER_WIDGETS(EQ1, "EQ1"),
1082 WM5100_MIXER_WIDGETS(EQ2, "EQ2"),
1083 WM5100_MIXER_WIDGETS(EQ3, "EQ3"),
1084 WM5100_MIXER_WIDGETS(EQ4, "EQ4"),
1085
1086 WM5100_MIXER_WIDGETS(DRC1L, "DRC1L"),
1087 WM5100_MIXER_WIDGETS(DRC1R, "DRC1R"),
1088
1089 WM5100_MIXER_WIDGETS(LHPF1, "LHPF1"),
1090 WM5100_MIXER_WIDGETS(LHPF2, "LHPF2"),
1091 WM5100_MIXER_WIDGETS(LHPF3, "LHPF3"),
1092 WM5100_MIXER_WIDGETS(LHPF4, "LHPF4"),
1093
1094 WM5100_MIXER_WIDGETS(AIF1TX1, "AIF1TX1"),
1095 WM5100_MIXER_WIDGETS(AIF1TX2, "AIF1TX2"),
1096 WM5100_MIXER_WIDGETS(AIF1TX3, "AIF1TX3"),
1097 WM5100_MIXER_WIDGETS(AIF1TX4, "AIF1TX4"),
1098 WM5100_MIXER_WIDGETS(AIF1TX5, "AIF1TX5"),
1099 WM5100_MIXER_WIDGETS(AIF1TX6, "AIF1TX6"),
1100 WM5100_MIXER_WIDGETS(AIF1TX7, "AIF1TX7"),
1101 WM5100_MIXER_WIDGETS(AIF1TX8, "AIF1TX8"),
1102
1103 WM5100_MIXER_WIDGETS(AIF2TX1, "AIF2TX1"),
1104 WM5100_MIXER_WIDGETS(AIF2TX2, "AIF2TX2"),
1105
1106 WM5100_MIXER_WIDGETS(AIF3TX1, "AIF3TX1"),
1107 WM5100_MIXER_WIDGETS(AIF3TX2, "AIF3TX2"),
1108
1109 WM5100_MIXER_WIDGETS(HPOUT1L, "HPOUT1L"),
1110 WM5100_MIXER_WIDGETS(HPOUT1R, "HPOUT1R"),
1111 WM5100_MIXER_WIDGETS(HPOUT2L, "HPOUT2L"),
1112 WM5100_MIXER_WIDGETS(HPOUT2R, "HPOUT2R"),
1113 WM5100_MIXER_WIDGETS(HPOUT3L, "HPOUT3L"),
1114 WM5100_MIXER_WIDGETS(HPOUT3R, "HPOUT3R"),
1115
1116 WM5100_MIXER_WIDGETS(SPKOUTL, "SPKOUTL"),
1117 WM5100_MIXER_WIDGETS(SPKOUTR, "SPKOUTR"),
1118 WM5100_MIXER_WIDGETS(SPKDAT1L, "SPKDAT1L"),
1119 WM5100_MIXER_WIDGETS(SPKDAT1R, "SPKDAT1R"),
1120 WM5100_MIXER_WIDGETS(SPKDAT2L, "SPKDAT2L"),
1121 WM5100_MIXER_WIDGETS(SPKDAT2R, "SPKDAT2R"),
1122
1123 WM5100_MIXER_WIDGETS(PWM1, "PWM1"),
1124 WM5100_MIXER_WIDGETS(PWM2, "PWM2"),
1125
1126 SND_SOC_DAPM_OUTPUT("HPOUT1L"),
1127 SND_SOC_DAPM_OUTPUT("HPOUT1R"),
1128 SND_SOC_DAPM_OUTPUT("HPOUT2L"),
1129 SND_SOC_DAPM_OUTPUT("HPOUT2R"),
1130 SND_SOC_DAPM_OUTPUT("HPOUT3L"),
1131 SND_SOC_DAPM_OUTPUT("HPOUT3R"),
1132 SND_SOC_DAPM_OUTPUT("SPKOUTL"),
1133 SND_SOC_DAPM_OUTPUT("SPKOUTR"),
1134 SND_SOC_DAPM_OUTPUT("SPKDAT1"),
1135 SND_SOC_DAPM_OUTPUT("SPKDAT2"),
1136 SND_SOC_DAPM_OUTPUT("PWM1"),
1137 SND_SOC_DAPM_OUTPUT("PWM2"),
1138 };
1139
1140 /* We register a _POST event if we don't have IRQ support so we can
1141 * look at the error status from the CODEC - if we've got the IRQ
1142 * hooked up then we will get prompted to look by an interrupt.
1143 */
1144 static const struct snd_soc_dapm_widget wm5100_dapm_widgets_noirq[] = {
1145 SND_SOC_DAPM_POST("Post", wm5100_post_ev),
1146 };
1147
1148 static const struct snd_soc_dapm_route wm5100_dapm_routes[] = {
1149 { "IN1L", NULL, "SYSCLK" },
1150 { "IN1R", NULL, "SYSCLK" },
1151 { "IN2L", NULL, "SYSCLK" },
1152 { "IN2R", NULL, "SYSCLK" },
1153 { "IN3L", NULL, "SYSCLK" },
1154 { "IN3R", NULL, "SYSCLK" },
1155 { "IN4L", NULL, "SYSCLK" },
1156 { "IN4R", NULL, "SYSCLK" },
1157
1158 { "OUT1L", NULL, "SYSCLK" },
1159 { "OUT1R", NULL, "SYSCLK" },
1160 { "OUT2L", NULL, "SYSCLK" },
1161 { "OUT2R", NULL, "SYSCLK" },
1162 { "OUT3L", NULL, "SYSCLK" },
1163 { "OUT3R", NULL, "SYSCLK" },
1164 { "OUT4L", NULL, "SYSCLK" },
1165 { "OUT4R", NULL, "SYSCLK" },
1166 { "OUT5L", NULL, "SYSCLK" },
1167 { "OUT5R", NULL, "SYSCLK" },
1168 { "OUT6L", NULL, "SYSCLK" },
1169 { "OUT6R", NULL, "SYSCLK" },
1170
1171 { "AIF1RX1", NULL, "SYSCLK" },
1172 { "AIF1RX2", NULL, "SYSCLK" },
1173 { "AIF1RX3", NULL, "SYSCLK" },
1174 { "AIF1RX4", NULL, "SYSCLK" },
1175 { "AIF1RX5", NULL, "SYSCLK" },
1176 { "AIF1RX6", NULL, "SYSCLK" },
1177 { "AIF1RX7", NULL, "SYSCLK" },
1178 { "AIF1RX8", NULL, "SYSCLK" },
1179
1180 { "AIF2RX1", NULL, "SYSCLK" },
1181 { "AIF2RX1", NULL, "DBVDD2" },
1182 { "AIF2RX2", NULL, "SYSCLK" },
1183 { "AIF2RX2", NULL, "DBVDD2" },
1184
1185 { "AIF3RX1", NULL, "SYSCLK" },
1186 { "AIF3RX1", NULL, "DBVDD3" },
1187 { "AIF3RX2", NULL, "SYSCLK" },
1188 { "AIF3RX2", NULL, "DBVDD3" },
1189
1190 { "AIF1TX1", NULL, "SYSCLK" },
1191 { "AIF1TX2", NULL, "SYSCLK" },
1192 { "AIF1TX3", NULL, "SYSCLK" },
1193 { "AIF1TX4", NULL, "SYSCLK" },
1194 { "AIF1TX5", NULL, "SYSCLK" },
1195 { "AIF1TX6", NULL, "SYSCLK" },
1196 { "AIF1TX7", NULL, "SYSCLK" },
1197 { "AIF1TX8", NULL, "SYSCLK" },
1198
1199 { "AIF2TX1", NULL, "SYSCLK" },
1200 { "AIF2TX1", NULL, "DBVDD2" },
1201 { "AIF2TX2", NULL, "SYSCLK" },
1202 { "AIF2TX2", NULL, "DBVDD2" },
1203
1204 { "AIF3TX1", NULL, "SYSCLK" },
1205 { "AIF3TX1", NULL, "DBVDD3" },
1206 { "AIF3TX2", NULL, "SYSCLK" },
1207 { "AIF3TX2", NULL, "DBVDD3" },
1208
1209 { "MICBIAS1", NULL, "CP2" },
1210 { "MICBIAS2", NULL, "CP2" },
1211 { "MICBIAS3", NULL, "CP2" },
1212
1213 { "IN1L PGA", NULL, "CP2" },
1214 { "IN1R PGA", NULL, "CP2" },
1215 { "IN2L PGA", NULL, "CP2" },
1216 { "IN2R PGA", NULL, "CP2" },
1217 { "IN3L PGA", NULL, "CP2" },
1218 { "IN3R PGA", NULL, "CP2" },
1219 { "IN4L PGA", NULL, "CP2" },
1220 { "IN4R PGA", NULL, "CP2" },
1221
1222 { "IN1L PGA", NULL, "CP2 Active" },
1223 { "IN1R PGA", NULL, "CP2 Active" },
1224 { "IN2L PGA", NULL, "CP2 Active" },
1225 { "IN2R PGA", NULL, "CP2 Active" },
1226 { "IN3L PGA", NULL, "CP2 Active" },
1227 { "IN3R PGA", NULL, "CP2 Active" },
1228 { "IN4L PGA", NULL, "CP2 Active" },
1229 { "IN4R PGA", NULL, "CP2 Active" },
1230
1231 { "OUT1L", NULL, "CP1" },
1232 { "OUT1R", NULL, "CP1" },
1233 { "OUT2L", NULL, "CP1" },
1234 { "OUT2R", NULL, "CP1" },
1235 { "OUT3L", NULL, "CP1" },
1236 { "OUT3R", NULL, "CP1" },
1237
1238 { "Tone Generator 1", NULL, "TONE" },
1239 { "Tone Generator 2", NULL, "TONE" },
1240
1241 { "IN1L PGA", NULL, "IN1L" },
1242 { "IN1R PGA", NULL, "IN1R" },
1243 { "IN2L PGA", NULL, "IN2L" },
1244 { "IN2R PGA", NULL, "IN2R" },
1245 { "IN3L PGA", NULL, "IN3L" },
1246 { "IN3R PGA", NULL, "IN3R" },
1247 { "IN4L PGA", NULL, "IN4L" },
1248 { "IN4R PGA", NULL, "IN4R" },
1249
1250 WM5100_MIXER_ROUTES("OUT1L", "HPOUT1L"),
1251 WM5100_MIXER_ROUTES("OUT1R", "HPOUT1R"),
1252 WM5100_MIXER_ROUTES("OUT2L", "HPOUT2L"),
1253 WM5100_MIXER_ROUTES("OUT2R", "HPOUT2R"),
1254 WM5100_MIXER_ROUTES("OUT3L", "HPOUT3L"),
1255 WM5100_MIXER_ROUTES("OUT3R", "HPOUT3R"),
1256
1257 WM5100_MIXER_ROUTES("OUT4L", "SPKOUTL"),
1258 WM5100_MIXER_ROUTES("OUT4R", "SPKOUTR"),
1259 WM5100_MIXER_ROUTES("OUT5L", "SPKDAT1L"),
1260 WM5100_MIXER_ROUTES("OUT5R", "SPKDAT1R"),
1261 WM5100_MIXER_ROUTES("OUT6L", "SPKDAT2L"),
1262 WM5100_MIXER_ROUTES("OUT6R", "SPKDAT2R"),
1263
1264 WM5100_MIXER_ROUTES("PWM1 Driver", "PWM1"),
1265 WM5100_MIXER_ROUTES("PWM2 Driver", "PWM2"),
1266
1267 WM5100_MIXER_ROUTES("AIF1TX1", "AIF1TX1"),
1268 WM5100_MIXER_ROUTES("AIF1TX2", "AIF1TX2"),
1269 WM5100_MIXER_ROUTES("AIF1TX3", "AIF1TX3"),
1270 WM5100_MIXER_ROUTES("AIF1TX4", "AIF1TX4"),
1271 WM5100_MIXER_ROUTES("AIF1TX5", "AIF1TX5"),
1272 WM5100_MIXER_ROUTES("AIF1TX6", "AIF1TX6"),
1273 WM5100_MIXER_ROUTES("AIF1TX7", "AIF1TX7"),
1274 WM5100_MIXER_ROUTES("AIF1TX8", "AIF1TX8"),
1275
1276 WM5100_MIXER_ROUTES("AIF2TX1", "AIF2TX1"),
1277 WM5100_MIXER_ROUTES("AIF2TX2", "AIF2TX2"),
1278
1279 WM5100_MIXER_ROUTES("AIF3TX1", "AIF3TX1"),
1280 WM5100_MIXER_ROUTES("AIF3TX2", "AIF3TX2"),
1281
1282 WM5100_MIXER_ROUTES("EQ1", "EQ1"),
1283 WM5100_MIXER_ROUTES("EQ2", "EQ2"),
1284 WM5100_MIXER_ROUTES("EQ3", "EQ3"),
1285 WM5100_MIXER_ROUTES("EQ4", "EQ4"),
1286
1287 WM5100_MIXER_ROUTES("DRC1L", "DRC1L"),
1288 WM5100_MIXER_ROUTES("DRC1R", "DRC1R"),
1289
1290 WM5100_MIXER_ROUTES("LHPF1", "LHPF1"),
1291 WM5100_MIXER_ROUTES("LHPF2", "LHPF2"),
1292 WM5100_MIXER_ROUTES("LHPF3", "LHPF3"),
1293 WM5100_MIXER_ROUTES("LHPF4", "LHPF4"),
1294
1295 { "HPOUT1L", NULL, "OUT1L" },
1296 { "HPOUT1R", NULL, "OUT1R" },
1297 { "HPOUT2L", NULL, "OUT2L" },
1298 { "HPOUT2R", NULL, "OUT2R" },
1299 { "HPOUT3L", NULL, "OUT3L" },
1300 { "HPOUT3R", NULL, "OUT3R" },
1301 { "SPKOUTL", NULL, "OUT4L" },
1302 { "SPKOUTR", NULL, "OUT4R" },
1303 { "SPKDAT1", NULL, "OUT5L" },
1304 { "SPKDAT1", NULL, "OUT5R" },
1305 { "SPKDAT2", NULL, "OUT6L" },
1306 { "SPKDAT2", NULL, "OUT6R" },
1307 { "PWM1", NULL, "PWM1 Driver" },
1308 { "PWM2", NULL, "PWM2 Driver" },
1309 };
1310
1311 static struct {
1312 int reg;
1313 int val;
1314 } wm5100_reva_patches[] = {
1315 { WM5100_AUDIO_IF_1_10, 0 },
1316 { WM5100_AUDIO_IF_1_11, 1 },
1317 { WM5100_AUDIO_IF_1_12, 2 },
1318 { WM5100_AUDIO_IF_1_13, 3 },
1319 { WM5100_AUDIO_IF_1_14, 4 },
1320 { WM5100_AUDIO_IF_1_15, 5 },
1321 { WM5100_AUDIO_IF_1_16, 6 },
1322 { WM5100_AUDIO_IF_1_17, 7 },
1323
1324 { WM5100_AUDIO_IF_1_18, 0 },
1325 { WM5100_AUDIO_IF_1_19, 1 },
1326 { WM5100_AUDIO_IF_1_20, 2 },
1327 { WM5100_AUDIO_IF_1_21, 3 },
1328 { WM5100_AUDIO_IF_1_22, 4 },
1329 { WM5100_AUDIO_IF_1_23, 5 },
1330 { WM5100_AUDIO_IF_1_24, 6 },
1331 { WM5100_AUDIO_IF_1_25, 7 },
1332
1333 { WM5100_AUDIO_IF_2_10, 0 },
1334 { WM5100_AUDIO_IF_2_11, 1 },
1335
1336 { WM5100_AUDIO_IF_2_18, 0 },
1337 { WM5100_AUDIO_IF_2_19, 1 },
1338
1339 { WM5100_AUDIO_IF_3_10, 0 },
1340 { WM5100_AUDIO_IF_3_11, 1 },
1341
1342 { WM5100_AUDIO_IF_3_18, 0 },
1343 { WM5100_AUDIO_IF_3_19, 1 },
1344 };
1345
1346 static int wm5100_set_bias_level(struct snd_soc_codec *codec,
1347 enum snd_soc_bias_level level)
1348 {
1349 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
1350 int ret, i;
1351
1352 switch (level) {
1353 case SND_SOC_BIAS_ON:
1354 break;
1355
1356 case SND_SOC_BIAS_PREPARE:
1357 break;
1358
1359 case SND_SOC_BIAS_STANDBY:
1360 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
1361 ret = regulator_bulk_enable(ARRAY_SIZE(wm5100->core_supplies),
1362 wm5100->core_supplies);
1363 if (ret != 0) {
1364 dev_err(codec->dev,
1365 "Failed to enable supplies: %d\n",
1366 ret);
1367 return ret;
1368 }
1369
1370 if (wm5100->pdata.ldo_ena) {
1371 gpio_set_value_cansleep(wm5100->pdata.ldo_ena,
1372 1);
1373 msleep(2);
1374 }
1375
1376 regcache_cache_only(wm5100->regmap, false);
1377
1378 switch (wm5100->rev) {
1379 case 0:
1380 regcache_cache_bypass(wm5100->regmap, true);
1381 snd_soc_write(codec, 0x11, 0x3);
1382 snd_soc_write(codec, 0x203, 0xc);
1383 snd_soc_write(codec, 0x206, 0);
1384 snd_soc_write(codec, 0x207, 0xf0);
1385 snd_soc_write(codec, 0x208, 0x3c);
1386 snd_soc_write(codec, 0x209, 0);
1387 snd_soc_write(codec, 0x211, 0x20d8);
1388 snd_soc_write(codec, 0x11, 0);
1389
1390 for (i = 0;
1391 i < ARRAY_SIZE(wm5100_reva_patches);
1392 i++)
1393 snd_soc_write(codec,
1394 wm5100_reva_patches[i].reg,
1395 wm5100_reva_patches[i].val);
1396 regcache_cache_bypass(wm5100->regmap, false);
1397 break;
1398 default:
1399 break;
1400 }
1401
1402 regcache_sync(wm5100->regmap);
1403 }
1404 break;
1405
1406 case SND_SOC_BIAS_OFF:
1407 regcache_cache_only(wm5100->regmap, true);
1408 regcache_mark_dirty(wm5100->regmap);
1409 if (wm5100->pdata.ldo_ena)
1410 gpio_set_value_cansleep(wm5100->pdata.ldo_ena, 0);
1411 regulator_bulk_disable(ARRAY_SIZE(wm5100->core_supplies),
1412 wm5100->core_supplies);
1413 break;
1414 }
1415 codec->dapm.bias_level = level;
1416
1417 return 0;
1418 }
1419
1420 static int wm5100_dai_to_base(struct snd_soc_dai *dai)
1421 {
1422 switch (dai->id) {
1423 case 0:
1424 return WM5100_AUDIO_IF_1_1 - 1;
1425 case 1:
1426 return WM5100_AUDIO_IF_2_1 - 1;
1427 case 2:
1428 return WM5100_AUDIO_IF_3_1 - 1;
1429 default:
1430 BUG();
1431 return -EINVAL;
1432 }
1433 }
1434
1435 static int wm5100_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
1436 {
1437 struct snd_soc_codec *codec = dai->codec;
1438 int lrclk, bclk, mask, base;
1439
1440 base = wm5100_dai_to_base(dai);
1441 if (base < 0)
1442 return base;
1443
1444 lrclk = 0;
1445 bclk = 0;
1446
1447 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1448 case SND_SOC_DAIFMT_DSP_A:
1449 mask = 0;
1450 break;
1451 case SND_SOC_DAIFMT_DSP_B:
1452 mask = 1;
1453 break;
1454 case SND_SOC_DAIFMT_I2S:
1455 mask = 2;
1456 break;
1457 case SND_SOC_DAIFMT_LEFT_J:
1458 mask = 3;
1459 break;
1460 default:
1461 dev_err(codec->dev, "Unsupported DAI format %d\n",
1462 fmt & SND_SOC_DAIFMT_FORMAT_MASK);
1463 return -EINVAL;
1464 }
1465
1466 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1467 case SND_SOC_DAIFMT_CBS_CFS:
1468 break;
1469 case SND_SOC_DAIFMT_CBS_CFM:
1470 lrclk |= WM5100_AIF1TX_LRCLK_MSTR;
1471 break;
1472 case SND_SOC_DAIFMT_CBM_CFS:
1473 bclk |= WM5100_AIF1_BCLK_MSTR;
1474 break;
1475 case SND_SOC_DAIFMT_CBM_CFM:
1476 lrclk |= WM5100_AIF1TX_LRCLK_MSTR;
1477 bclk |= WM5100_AIF1_BCLK_MSTR;
1478 break;
1479 default:
1480 dev_err(codec->dev, "Unsupported master mode %d\n",
1481 fmt & SND_SOC_DAIFMT_MASTER_MASK);
1482 return -EINVAL;
1483 }
1484
1485 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1486 case SND_SOC_DAIFMT_NB_NF:
1487 break;
1488 case SND_SOC_DAIFMT_IB_IF:
1489 bclk |= WM5100_AIF1_BCLK_INV;
1490 lrclk |= WM5100_AIF1TX_LRCLK_INV;
1491 break;
1492 case SND_SOC_DAIFMT_IB_NF:
1493 bclk |= WM5100_AIF1_BCLK_INV;
1494 break;
1495 case SND_SOC_DAIFMT_NB_IF:
1496 lrclk |= WM5100_AIF1TX_LRCLK_INV;
1497 break;
1498 default:
1499 return -EINVAL;
1500 }
1501
1502 snd_soc_update_bits(codec, base + 1, WM5100_AIF1_BCLK_MSTR |
1503 WM5100_AIF1_BCLK_INV, bclk);
1504 snd_soc_update_bits(codec, base + 2, WM5100_AIF1TX_LRCLK_MSTR |
1505 WM5100_AIF1TX_LRCLK_INV, lrclk);
1506 snd_soc_update_bits(codec, base + 3, WM5100_AIF1TX_LRCLK_MSTR |
1507 WM5100_AIF1TX_LRCLK_INV, lrclk);
1508 snd_soc_update_bits(codec, base + 5, WM5100_AIF1_FMT_MASK, mask);
1509
1510 return 0;
1511 }
1512
1513 #define WM5100_NUM_BCLK_RATES 19
1514
1515 static int wm5100_bclk_rates_dat[WM5100_NUM_BCLK_RATES] = {
1516 32000,
1517 48000,
1518 64000,
1519 96000,
1520 128000,
1521 192000,
1522 256000,
1523 384000,
1524 512000,
1525 768000,
1526 1024000,
1527 1536000,
1528 2048000,
1529 3072000,
1530 4096000,
1531 6144000,
1532 8192000,
1533 12288000,
1534 24576000,
1535 };
1536
1537 static int wm5100_bclk_rates_cd[WM5100_NUM_BCLK_RATES] = {
1538 29400,
1539 44100,
1540 58800,
1541 88200,
1542 117600,
1543 176400,
1544 235200,
1545 352800,
1546 470400,
1547 705600,
1548 940800,
1549 1411200,
1550 1881600,
1551 2882400,
1552 3763200,
1553 5644800,
1554 7526400,
1555 11289600,
1556 22579600,
1557 };
1558
1559 static int wm5100_hw_params(struct snd_pcm_substream *substream,
1560 struct snd_pcm_hw_params *params,
1561 struct snd_soc_dai *dai)
1562 {
1563 struct snd_soc_codec *codec = dai->codec;
1564 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
1565 bool async = wm5100->aif_async[dai->id];
1566 int i, base, bclk, aif_rate, lrclk, wl, fl, sr;
1567 int *bclk_rates;
1568
1569 base = wm5100_dai_to_base(dai);
1570 if (base < 0)
1571 return base;
1572
1573 /* Data sizes if not using TDM */
1574 wl = snd_pcm_format_width(params_format(params));
1575 if (wl < 0)
1576 return wl;
1577 fl = snd_soc_params_to_frame_size(params);
1578 if (fl < 0)
1579 return fl;
1580
1581 dev_dbg(codec->dev, "Word length %d bits, frame length %d bits\n",
1582 wl, fl);
1583
1584 /* Target BCLK rate */
1585 bclk = snd_soc_params_to_bclk(params);
1586 if (bclk < 0)
1587 return bclk;
1588
1589 /* Root for BCLK depends on SYS/ASYNCCLK */
1590 if (!async) {
1591 aif_rate = wm5100->sysclk;
1592 sr = wm5100_alloc_sr(codec, params_rate(params));
1593 if (sr < 0)
1594 return sr;
1595 } else {
1596 /* If we're in ASYNCCLK set the ASYNC sample rate */
1597 aif_rate = wm5100->asyncclk;
1598 sr = 3;
1599
1600 for (i = 0; i < ARRAY_SIZE(wm5100_sr_code); i++)
1601 if (params_rate(params) == wm5100_sr_code[i])
1602 break;
1603 if (i == ARRAY_SIZE(wm5100_sr_code)) {
1604 dev_err(codec->dev, "Invalid rate %dHzn",
1605 params_rate(params));
1606 return -EINVAL;
1607 }
1608
1609 /* TODO: We should really check for symmetry */
1610 snd_soc_update_bits(codec, WM5100_CLOCKING_8,
1611 WM5100_ASYNC_SAMPLE_RATE_MASK, i);
1612 }
1613
1614 if (!aif_rate) {
1615 dev_err(codec->dev, "%s has no rate set\n",
1616 async ? "ASYNCCLK" : "SYSCLK");
1617 return -EINVAL;
1618 }
1619
1620 dev_dbg(codec->dev, "Target BCLK is %dHz, using %dHz %s\n",
1621 bclk, aif_rate, async ? "ASYNCCLK" : "SYSCLK");
1622
1623 if (aif_rate % 4000)
1624 bclk_rates = wm5100_bclk_rates_cd;
1625 else
1626 bclk_rates = wm5100_bclk_rates_dat;
1627
1628 for (i = 0; i < WM5100_NUM_BCLK_RATES; i++)
1629 if (bclk_rates[i] >= bclk && (bclk_rates[i] % bclk == 0))
1630 break;
1631 if (i == WM5100_NUM_BCLK_RATES) {
1632 dev_err(codec->dev,
1633 "No valid BCLK for %dHz found from %dHz %s\n",
1634 bclk, aif_rate, async ? "ASYNCCLK" : "SYSCLK");
1635 return -EINVAL;
1636 }
1637
1638 bclk = i;
1639 dev_dbg(codec->dev, "Setting %dHz BCLK\n", bclk_rates[bclk]);
1640 snd_soc_update_bits(codec, base + 1, WM5100_AIF1_BCLK_FREQ_MASK, bclk);
1641
1642 lrclk = bclk_rates[bclk] / params_rate(params);
1643 dev_dbg(codec->dev, "Setting %dHz LRCLK\n", bclk_rates[bclk] / lrclk);
1644 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK ||
1645 wm5100->aif_symmetric[dai->id])
1646 snd_soc_update_bits(codec, base + 7,
1647 WM5100_AIF1RX_BCPF_MASK, lrclk);
1648 else
1649 snd_soc_update_bits(codec, base + 6,
1650 WM5100_AIF1TX_BCPF_MASK, lrclk);
1651
1652 i = (wl << WM5100_AIF1TX_WL_SHIFT) | fl;
1653 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
1654 snd_soc_update_bits(codec, base + 9,
1655 WM5100_AIF1RX_WL_MASK |
1656 WM5100_AIF1RX_SLOT_LEN_MASK, i);
1657 else
1658 snd_soc_update_bits(codec, base + 8,
1659 WM5100_AIF1TX_WL_MASK |
1660 WM5100_AIF1TX_SLOT_LEN_MASK, i);
1661
1662 snd_soc_update_bits(codec, base + 4, WM5100_AIF1_RATE_MASK, sr);
1663
1664 return 0;
1665 }
1666
1667 static const struct snd_soc_dai_ops wm5100_dai_ops = {
1668 .set_fmt = wm5100_set_fmt,
1669 .hw_params = wm5100_hw_params,
1670 };
1671
1672 static int wm5100_set_sysclk(struct snd_soc_codec *codec, int clk_id,
1673 int source, unsigned int freq, int dir)
1674 {
1675 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
1676 int *rate_store;
1677 int fval, audio_rate, ret, reg;
1678
1679 switch (clk_id) {
1680 case WM5100_CLK_SYSCLK:
1681 reg = WM5100_CLOCKING_3;
1682 rate_store = &wm5100->sysclk;
1683 break;
1684 case WM5100_CLK_ASYNCCLK:
1685 reg = WM5100_CLOCKING_7;
1686 rate_store = &wm5100->asyncclk;
1687 break;
1688 case WM5100_CLK_32KHZ:
1689 /* The 32kHz clock is slightly different to the others */
1690 switch (source) {
1691 case WM5100_CLKSRC_MCLK1:
1692 case WM5100_CLKSRC_MCLK2:
1693 case WM5100_CLKSRC_SYSCLK:
1694 snd_soc_update_bits(codec, WM5100_CLOCKING_1,
1695 WM5100_CLK_32K_SRC_MASK,
1696 source);
1697 break;
1698 default:
1699 return -EINVAL;
1700 }
1701 return 0;
1702
1703 case WM5100_CLK_AIF1:
1704 case WM5100_CLK_AIF2:
1705 case WM5100_CLK_AIF3:
1706 /* Not real clocks, record which clock domain they're in */
1707 switch (source) {
1708 case WM5100_CLKSRC_SYSCLK:
1709 wm5100->aif_async[clk_id - 1] = false;
1710 break;
1711 case WM5100_CLKSRC_ASYNCCLK:
1712 wm5100->aif_async[clk_id - 1] = true;
1713 break;
1714 default:
1715 dev_err(codec->dev, "Invalid source %d\n", source);
1716 return -EINVAL;
1717 }
1718 return 0;
1719
1720 case WM5100_CLK_OPCLK:
1721 switch (freq) {
1722 case 5644800:
1723 case 6144000:
1724 snd_soc_update_bits(codec, WM5100_MISC_GPIO_1,
1725 WM5100_OPCLK_SEL_MASK, 0);
1726 break;
1727 case 11289600:
1728 case 12288000:
1729 snd_soc_update_bits(codec, WM5100_MISC_GPIO_1,
1730 WM5100_OPCLK_SEL_MASK, 0);
1731 break;
1732 case 22579200:
1733 case 24576000:
1734 snd_soc_update_bits(codec, WM5100_MISC_GPIO_1,
1735 WM5100_OPCLK_SEL_MASK, 0);
1736 break;
1737 default:
1738 dev_err(codec->dev, "Unsupported OPCLK %dHz\n",
1739 freq);
1740 return -EINVAL;
1741 }
1742 return 0;
1743
1744 default:
1745 dev_err(codec->dev, "Unknown clock %d\n", clk_id);
1746 return -EINVAL;
1747 }
1748
1749 switch (source) {
1750 case WM5100_CLKSRC_SYSCLK:
1751 case WM5100_CLKSRC_ASYNCCLK:
1752 dev_err(codec->dev, "Invalid source %d\n", source);
1753 return -EINVAL;
1754 }
1755
1756 switch (freq) {
1757 case 5644800:
1758 case 6144000:
1759 fval = 0;
1760 break;
1761 case 11289600:
1762 case 12288000:
1763 fval = 1;
1764 break;
1765 case 22579200:
1766 case 24576000:
1767 fval = 2;
1768 break;
1769 default:
1770 dev_err(codec->dev, "Invalid clock rate: %d\n", freq);
1771 return -EINVAL;
1772 }
1773
1774 switch (freq) {
1775 case 5644800:
1776 case 11289600:
1777 case 22579200:
1778 audio_rate = 44100;
1779 break;
1780
1781 case 6144000:
1782 case 12288000:
1783 case 24576000:
1784 audio_rate = 48000;
1785 break;
1786
1787 default:
1788 BUG();
1789 audio_rate = 0;
1790 break;
1791 }
1792
1793 /* TODO: Check if MCLKs are in use and enable/disable pulls to
1794 * match.
1795 */
1796
1797 snd_soc_update_bits(codec, reg, WM5100_SYSCLK_FREQ_MASK |
1798 WM5100_SYSCLK_SRC_MASK,
1799 fval << WM5100_SYSCLK_FREQ_SHIFT | source);
1800
1801 /* If this is SYSCLK then configure the clock rate for the
1802 * internal audio functions to the natural sample rate for
1803 * this clock rate.
1804 */
1805 if (clk_id == WM5100_CLK_SYSCLK) {
1806 dev_dbg(codec->dev, "Setting primary audio rate to %dHz",
1807 audio_rate);
1808 if (0 && *rate_store)
1809 wm5100_free_sr(codec, audio_rate);
1810 ret = wm5100_alloc_sr(codec, audio_rate);
1811 if (ret != 0)
1812 dev_warn(codec->dev, "Primary audio slot is %d\n",
1813 ret);
1814 }
1815
1816 *rate_store = freq;
1817
1818 return 0;
1819 }
1820
1821 struct _fll_div {
1822 u16 fll_fratio;
1823 u16 fll_outdiv;
1824 u16 fll_refclk_div;
1825 u16 n;
1826 u16 theta;
1827 u16 lambda;
1828 };
1829
1830 static struct {
1831 unsigned int min;
1832 unsigned int max;
1833 u16 fll_fratio;
1834 int ratio;
1835 } fll_fratios[] = {
1836 { 0, 64000, 4, 16 },
1837 { 64000, 128000, 3, 8 },
1838 { 128000, 256000, 2, 4 },
1839 { 256000, 1000000, 1, 2 },
1840 { 1000000, 13500000, 0, 1 },
1841 };
1842
1843 static int fll_factors(struct _fll_div *fll_div, unsigned int Fref,
1844 unsigned int Fout)
1845 {
1846 unsigned int target;
1847 unsigned int div;
1848 unsigned int fratio, gcd_fll;
1849 int i;
1850
1851 /* Fref must be <=13.5MHz */
1852 div = 1;
1853 fll_div->fll_refclk_div = 0;
1854 while ((Fref / div) > 13500000) {
1855 div *= 2;
1856 fll_div->fll_refclk_div++;
1857
1858 if (div > 8) {
1859 pr_err("Can't scale %dMHz input down to <=13.5MHz\n",
1860 Fref);
1861 return -EINVAL;
1862 }
1863 }
1864
1865 pr_debug("FLL Fref=%u Fout=%u\n", Fref, Fout);
1866
1867 /* Apply the division for our remaining calculations */
1868 Fref /= div;
1869
1870 /* Fvco should be 90-100MHz; don't check the upper bound */
1871 div = 2;
1872 while (Fout * div < 90000000) {
1873 div++;
1874 if (div > 64) {
1875 pr_err("Unable to find FLL_OUTDIV for Fout=%uHz\n",
1876 Fout);
1877 return -EINVAL;
1878 }
1879 }
1880 target = Fout * div;
1881 fll_div->fll_outdiv = div - 1;
1882
1883 pr_debug("FLL Fvco=%dHz\n", target);
1884
1885 /* Find an appropraite FLL_FRATIO and factor it out of the target */
1886 for (i = 0; i < ARRAY_SIZE(fll_fratios); i++) {
1887 if (fll_fratios[i].min <= Fref && Fref <= fll_fratios[i].max) {
1888 fll_div->fll_fratio = fll_fratios[i].fll_fratio;
1889 fratio = fll_fratios[i].ratio;
1890 break;
1891 }
1892 }
1893 if (i == ARRAY_SIZE(fll_fratios)) {
1894 pr_err("Unable to find FLL_FRATIO for Fref=%uHz\n", Fref);
1895 return -EINVAL;
1896 }
1897
1898 fll_div->n = target / (fratio * Fref);
1899
1900 if (target % Fref == 0) {
1901 fll_div->theta = 0;
1902 fll_div->lambda = 0;
1903 } else {
1904 gcd_fll = gcd(target, fratio * Fref);
1905
1906 fll_div->theta = (target - (fll_div->n * fratio * Fref))
1907 / gcd_fll;
1908 fll_div->lambda = (fratio * Fref) / gcd_fll;
1909 }
1910
1911 pr_debug("FLL N=%x THETA=%x LAMBDA=%x\n",
1912 fll_div->n, fll_div->theta, fll_div->lambda);
1913 pr_debug("FLL_FRATIO=%x(%d) FLL_OUTDIV=%x FLL_REFCLK_DIV=%x\n",
1914 fll_div->fll_fratio, fratio, fll_div->fll_outdiv,
1915 fll_div->fll_refclk_div);
1916
1917 return 0;
1918 }
1919
1920 static int wm5100_set_fll(struct snd_soc_codec *codec, int fll_id, int source,
1921 unsigned int Fref, unsigned int Fout)
1922 {
1923 struct i2c_client *i2c = to_i2c_client(codec->dev);
1924 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
1925 struct _fll_div factors;
1926 struct wm5100_fll *fll;
1927 int ret, base, lock, i, timeout;
1928
1929 switch (fll_id) {
1930 case WM5100_FLL1:
1931 fll = &wm5100->fll[0];
1932 base = WM5100_FLL1_CONTROL_1 - 1;
1933 lock = WM5100_FLL1_LOCK_STS;
1934 break;
1935 case WM5100_FLL2:
1936 fll = &wm5100->fll[1];
1937 base = WM5100_FLL2_CONTROL_2 - 1;
1938 lock = WM5100_FLL2_LOCK_STS;
1939 break;
1940 default:
1941 dev_err(codec->dev, "Unknown FLL %d\n",fll_id);
1942 return -EINVAL;
1943 }
1944
1945 if (!Fout) {
1946 dev_dbg(codec->dev, "FLL%d disabled", fll_id);
1947 fll->fout = 0;
1948 snd_soc_update_bits(codec, base + 1, WM5100_FLL1_ENA, 0);
1949 return 0;
1950 }
1951
1952 switch (source) {
1953 case WM5100_FLL_SRC_MCLK1:
1954 case WM5100_FLL_SRC_MCLK2:
1955 case WM5100_FLL_SRC_FLL1:
1956 case WM5100_FLL_SRC_FLL2:
1957 case WM5100_FLL_SRC_AIF1BCLK:
1958 case WM5100_FLL_SRC_AIF2BCLK:
1959 case WM5100_FLL_SRC_AIF3BCLK:
1960 break;
1961 default:
1962 dev_err(codec->dev, "Invalid FLL source %d\n", source);
1963 return -EINVAL;
1964 }
1965
1966 ret = fll_factors(&factors, Fref, Fout);
1967 if (ret < 0)
1968 return ret;
1969
1970 /* Disable the FLL while we reconfigure */
1971 snd_soc_update_bits(codec, base + 1, WM5100_FLL1_ENA, 0);
1972
1973 snd_soc_update_bits(codec, base + 2,
1974 WM5100_FLL1_OUTDIV_MASK | WM5100_FLL1_FRATIO_MASK,
1975 (factors.fll_outdiv << WM5100_FLL1_OUTDIV_SHIFT) |
1976 factors.fll_fratio);
1977 snd_soc_update_bits(codec, base + 3, WM5100_FLL1_THETA_MASK,
1978 factors.theta);
1979 snd_soc_update_bits(codec, base + 5, WM5100_FLL1_N_MASK, factors.n);
1980 snd_soc_update_bits(codec, base + 6,
1981 WM5100_FLL1_REFCLK_DIV_MASK |
1982 WM5100_FLL1_REFCLK_SRC_MASK,
1983 (factors.fll_refclk_div
1984 << WM5100_FLL1_REFCLK_DIV_SHIFT) | source);
1985 snd_soc_update_bits(codec, base + 7, WM5100_FLL1_LAMBDA_MASK,
1986 factors.lambda);
1987
1988 /* Clear any pending completions */
1989 try_wait_for_completion(&fll->lock);
1990
1991 snd_soc_update_bits(codec, base + 1, WM5100_FLL1_ENA, WM5100_FLL1_ENA);
1992
1993 if (i2c->irq)
1994 timeout = 2;
1995 else
1996 timeout = 50;
1997
1998 snd_soc_update_bits(codec, WM5100_CLOCKING_3, WM5100_SYSCLK_ENA,
1999 WM5100_SYSCLK_ENA);
2000
2001 /* Poll for the lock; will use interrupt when we can test */
2002 for (i = 0; i < timeout; i++) {
2003 if (i2c->irq) {
2004 ret = wait_for_completion_timeout(&fll->lock,
2005 msecs_to_jiffies(25));
2006 if (ret > 0)
2007 break;
2008 } else {
2009 msleep(1);
2010 }
2011
2012 ret = snd_soc_read(codec,
2013 WM5100_INTERRUPT_RAW_STATUS_3);
2014 if (ret < 0) {
2015 dev_err(codec->dev,
2016 "Failed to read FLL status: %d\n",
2017 ret);
2018 continue;
2019 }
2020 if (ret & lock)
2021 break;
2022 }
2023 if (i == timeout) {
2024 dev_err(codec->dev, "FLL%d lock timed out\n", fll_id);
2025 return -ETIMEDOUT;
2026 }
2027
2028 fll->src = source;
2029 fll->fref = Fref;
2030 fll->fout = Fout;
2031
2032 dev_dbg(codec->dev, "FLL%d running %dHz->%dHz\n", fll_id,
2033 Fref, Fout);
2034
2035 return 0;
2036 }
2037
2038 /* Actually go much higher */
2039 #define WM5100_RATES SNDRV_PCM_RATE_8000_192000
2040
2041 #define WM5100_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE |\
2042 SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S32_LE)
2043
2044 static struct snd_soc_dai_driver wm5100_dai[] = {
2045 {
2046 .name = "wm5100-aif1",
2047 .playback = {
2048 .stream_name = "AIF1 Playback",
2049 .channels_min = 2,
2050 .channels_max = 2,
2051 .rates = WM5100_RATES,
2052 .formats = WM5100_FORMATS,
2053 },
2054 .capture = {
2055 .stream_name = "AIF1 Capture",
2056 .channels_min = 2,
2057 .channels_max = 2,
2058 .rates = WM5100_RATES,
2059 .formats = WM5100_FORMATS,
2060 },
2061 .ops = &wm5100_dai_ops,
2062 },
2063 {
2064 .name = "wm5100-aif2",
2065 .id = 1,
2066 .playback = {
2067 .stream_name = "AIF2 Playback",
2068 .channels_min = 2,
2069 .channels_max = 2,
2070 .rates = WM5100_RATES,
2071 .formats = WM5100_FORMATS,
2072 },
2073 .capture = {
2074 .stream_name = "AIF2 Capture",
2075 .channels_min = 2,
2076 .channels_max = 2,
2077 .rates = WM5100_RATES,
2078 .formats = WM5100_FORMATS,
2079 },
2080 .ops = &wm5100_dai_ops,
2081 },
2082 {
2083 .name = "wm5100-aif3",
2084 .id = 2,
2085 .playback = {
2086 .stream_name = "AIF3 Playback",
2087 .channels_min = 2,
2088 .channels_max = 2,
2089 .rates = WM5100_RATES,
2090 .formats = WM5100_FORMATS,
2091 },
2092 .capture = {
2093 .stream_name = "AIF3 Capture",
2094 .channels_min = 2,
2095 .channels_max = 2,
2096 .rates = WM5100_RATES,
2097 .formats = WM5100_FORMATS,
2098 },
2099 .ops = &wm5100_dai_ops,
2100 },
2101 };
2102
2103 static int wm5100_dig_vu[] = {
2104 WM5100_ADC_DIGITAL_VOLUME_1L,
2105 WM5100_ADC_DIGITAL_VOLUME_1R,
2106 WM5100_ADC_DIGITAL_VOLUME_2L,
2107 WM5100_ADC_DIGITAL_VOLUME_2R,
2108 WM5100_ADC_DIGITAL_VOLUME_3L,
2109 WM5100_ADC_DIGITAL_VOLUME_3R,
2110 WM5100_ADC_DIGITAL_VOLUME_4L,
2111 WM5100_ADC_DIGITAL_VOLUME_4R,
2112
2113 WM5100_DAC_DIGITAL_VOLUME_1L,
2114 WM5100_DAC_DIGITAL_VOLUME_1R,
2115 WM5100_DAC_DIGITAL_VOLUME_2L,
2116 WM5100_DAC_DIGITAL_VOLUME_2R,
2117 WM5100_DAC_DIGITAL_VOLUME_3L,
2118 WM5100_DAC_DIGITAL_VOLUME_3R,
2119 WM5100_DAC_DIGITAL_VOLUME_4L,
2120 WM5100_DAC_DIGITAL_VOLUME_4R,
2121 WM5100_DAC_DIGITAL_VOLUME_5L,
2122 WM5100_DAC_DIGITAL_VOLUME_5R,
2123 WM5100_DAC_DIGITAL_VOLUME_6L,
2124 WM5100_DAC_DIGITAL_VOLUME_6R,
2125 };
2126
2127 static void wm5100_set_detect_mode(struct snd_soc_codec *codec, int the_mode)
2128 {
2129 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
2130 struct wm5100_jack_mode *mode = &wm5100->pdata.jack_modes[the_mode];
2131
2132 BUG_ON(the_mode >= ARRAY_SIZE(wm5100->pdata.jack_modes));
2133
2134 gpio_set_value_cansleep(wm5100->pdata.hp_pol, mode->hp_pol);
2135 snd_soc_update_bits(codec, WM5100_ACCESSORY_DETECT_MODE_1,
2136 WM5100_ACCDET_BIAS_SRC_MASK |
2137 WM5100_ACCDET_SRC,
2138 (mode->bias << WM5100_ACCDET_BIAS_SRC_SHIFT) |
2139 mode->micd_src << WM5100_ACCDET_SRC_SHIFT);
2140 snd_soc_update_bits(codec, WM5100_MISC_CONTROL,
2141 WM5100_HPCOM_SRC,
2142 mode->micd_src << WM5100_HPCOM_SRC_SHIFT);
2143
2144 wm5100->jack_mode = the_mode;
2145
2146 dev_dbg(codec->dev, "Set microphone polarity to %d\n",
2147 wm5100->jack_mode);
2148 }
2149
2150 static void wm5100_micd_irq(struct snd_soc_codec *codec)
2151 {
2152 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
2153 int val;
2154
2155 val = snd_soc_read(codec, WM5100_MIC_DETECT_3);
2156
2157 dev_dbg(codec->dev, "Microphone event: %x\n", val);
2158
2159 if (!(val & WM5100_ACCDET_VALID)) {
2160 dev_warn(codec->dev, "Microphone detection state invalid\n");
2161 return;
2162 }
2163
2164 /* No accessory, reset everything and report removal */
2165 if (!(val & WM5100_ACCDET_STS)) {
2166 dev_dbg(codec->dev, "Jack removal detected\n");
2167 wm5100->jack_mic = false;
2168 wm5100->jack_detecting = true;
2169 snd_soc_jack_report(wm5100->jack, 0,
2170 SND_JACK_LINEOUT | SND_JACK_HEADSET |
2171 SND_JACK_BTN_0);
2172
2173 snd_soc_update_bits(codec, WM5100_MIC_DETECT_1,
2174 WM5100_ACCDET_RATE_MASK,
2175 WM5100_ACCDET_RATE_MASK);
2176 return;
2177 }
2178
2179 /* If the measurement is very high we've got a microphone,
2180 * either we just detected one or if we already reported then
2181 * we've got a button release event.
2182 */
2183 if (val & 0x400) {
2184 if (wm5100->jack_detecting) {
2185 dev_dbg(codec->dev, "Microphone detected\n");
2186 wm5100->jack_mic = true;
2187 wm5100->jack_detecting = false;
2188 snd_soc_jack_report(wm5100->jack,
2189 SND_JACK_HEADSET,
2190 SND_JACK_HEADSET | SND_JACK_BTN_0);
2191
2192 /* Increase poll rate to give better responsiveness
2193 * for buttons */
2194 snd_soc_update_bits(codec, WM5100_MIC_DETECT_1,
2195 WM5100_ACCDET_RATE_MASK,
2196 5 << WM5100_ACCDET_RATE_SHIFT);
2197 } else {
2198 dev_dbg(codec->dev, "Mic button up\n");
2199 snd_soc_jack_report(wm5100->jack, 0, SND_JACK_BTN_0);
2200 }
2201
2202 return;
2203 }
2204
2205 /* If we detected a lower impedence during initial startup
2206 * then we probably have the wrong polarity, flip it. Don't
2207 * do this for the lowest impedences to speed up detection of
2208 * plain headphones.
2209 */
2210 if (wm5100->jack_detecting && (val & 0x3f8)) {
2211 wm5100_set_detect_mode(codec, !wm5100->jack_mode);
2212
2213 return;
2214 }
2215
2216 /* Don't distinguish between buttons, just report any low
2217 * impedence as BTN_0.
2218 */
2219 if (val & 0x3fc) {
2220 if (wm5100->jack_mic) {
2221 dev_dbg(codec->dev, "Mic button detected\n");
2222 snd_soc_jack_report(wm5100->jack, SND_JACK_BTN_0,
2223 SND_JACK_BTN_0);
2224 } else if (wm5100->jack_detecting) {
2225 dev_dbg(codec->dev, "Headphone detected\n");
2226 wm5100->jack_detecting = false;
2227 snd_soc_jack_report(wm5100->jack, SND_JACK_HEADPHONE,
2228 SND_JACK_HEADPHONE);
2229
2230 /* Increase the detection rate a bit for
2231 * responsiveness.
2232 */
2233 snd_soc_update_bits(codec, WM5100_MIC_DETECT_1,
2234 WM5100_ACCDET_RATE_MASK,
2235 7 << WM5100_ACCDET_RATE_SHIFT);
2236 }
2237 }
2238 }
2239
2240 int wm5100_detect(struct snd_soc_codec *codec, struct snd_soc_jack *jack)
2241 {
2242 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
2243
2244 if (jack) {
2245 wm5100->jack = jack;
2246 wm5100->jack_detecting = true;
2247
2248 wm5100_set_detect_mode(codec, 0);
2249
2250 /* Slowest detection rate, gives debounce for initial
2251 * detection */
2252 snd_soc_update_bits(codec, WM5100_MIC_DETECT_1,
2253 WM5100_ACCDET_BIAS_STARTTIME_MASK |
2254 WM5100_ACCDET_RATE_MASK,
2255 (7 << WM5100_ACCDET_BIAS_STARTTIME_SHIFT) |
2256 WM5100_ACCDET_RATE_MASK);
2257
2258 /* We need the charge pump to power MICBIAS */
2259 snd_soc_dapm_force_enable_pin(&codec->dapm, "CP2");
2260 snd_soc_dapm_force_enable_pin(&codec->dapm, "SYSCLK");
2261 snd_soc_dapm_sync(&codec->dapm);
2262
2263 /* We start off just enabling microphone detection - even a
2264 * plain headphone will trigger detection.
2265 */
2266 snd_soc_update_bits(codec, WM5100_MIC_DETECT_1,
2267 WM5100_ACCDET_ENA, WM5100_ACCDET_ENA);
2268
2269 snd_soc_update_bits(codec, WM5100_INTERRUPT_STATUS_3_MASK,
2270 WM5100_IM_ACCDET_EINT, 0);
2271 } else {
2272 snd_soc_update_bits(codec, WM5100_INTERRUPT_STATUS_3_MASK,
2273 WM5100_IM_HPDET_EINT |
2274 WM5100_IM_ACCDET_EINT,
2275 WM5100_IM_HPDET_EINT |
2276 WM5100_IM_ACCDET_EINT);
2277 snd_soc_update_bits(codec, WM5100_MIC_DETECT_1,
2278 WM5100_ACCDET_ENA, 0);
2279 wm5100->jack = NULL;
2280 }
2281
2282 return 0;
2283 }
2284
2285 static irqreturn_t wm5100_irq(int irq, void *data)
2286 {
2287 struct snd_soc_codec *codec = data;
2288 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
2289 irqreturn_t status = IRQ_NONE;
2290 int irq_val;
2291
2292 irq_val = snd_soc_read(codec, WM5100_INTERRUPT_STATUS_3);
2293 if (irq_val < 0) {
2294 dev_err(codec->dev, "Failed to read IRQ status 3: %d\n",
2295 irq_val);
2296 irq_val = 0;
2297 }
2298 irq_val &= ~snd_soc_read(codec, WM5100_INTERRUPT_STATUS_3_MASK);
2299
2300 snd_soc_write(codec, WM5100_INTERRUPT_STATUS_3, irq_val);
2301
2302 if (irq_val)
2303 status = IRQ_HANDLED;
2304
2305 wm5100_log_status3(codec, irq_val);
2306
2307 if (irq_val & WM5100_FLL1_LOCK_EINT) {
2308 dev_dbg(codec->dev, "FLL1 locked\n");
2309 complete(&wm5100->fll[0].lock);
2310 }
2311 if (irq_val & WM5100_FLL2_LOCK_EINT) {
2312 dev_dbg(codec->dev, "FLL2 locked\n");
2313 complete(&wm5100->fll[1].lock);
2314 }
2315
2316 if (irq_val & WM5100_ACCDET_EINT)
2317 wm5100_micd_irq(codec);
2318
2319 irq_val = snd_soc_read(codec, WM5100_INTERRUPT_STATUS_4);
2320 if (irq_val < 0) {
2321 dev_err(codec->dev, "Failed to read IRQ status 4: %d\n",
2322 irq_val);
2323 irq_val = 0;
2324 }
2325 irq_val &= ~snd_soc_read(codec, WM5100_INTERRUPT_STATUS_4_MASK);
2326
2327 if (irq_val)
2328 status = IRQ_HANDLED;
2329
2330 snd_soc_write(codec, WM5100_INTERRUPT_STATUS_4, irq_val);
2331
2332 wm5100_log_status4(codec, irq_val);
2333
2334 return status;
2335 }
2336
2337 static irqreturn_t wm5100_edge_irq(int irq, void *data)
2338 {
2339 irqreturn_t ret = IRQ_NONE;
2340 irqreturn_t val;
2341
2342 do {
2343 val = wm5100_irq(irq, data);
2344 if (val != IRQ_NONE)
2345 ret = val;
2346 } while (val != IRQ_NONE);
2347
2348 return ret;
2349 }
2350
2351 #ifdef CONFIG_GPIOLIB
2352 static inline struct wm5100_priv *gpio_to_wm5100(struct gpio_chip *chip)
2353 {
2354 return container_of(chip, struct wm5100_priv, gpio_chip);
2355 }
2356
2357 static void wm5100_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
2358 {
2359 struct wm5100_priv *wm5100 = gpio_to_wm5100(chip);
2360
2361 regmap_update_bits(wm5100->regmap, WM5100_GPIO_CTRL_1 + offset,
2362 WM5100_GP1_LVL, !!value << WM5100_GP1_LVL_SHIFT);
2363 }
2364
2365 static int wm5100_gpio_direction_out(struct gpio_chip *chip,
2366 unsigned offset, int value)
2367 {
2368 struct wm5100_priv *wm5100 = gpio_to_wm5100(chip);
2369 int val, ret;
2370
2371 val = (1 << WM5100_GP1_FN_SHIFT) | (!!value << WM5100_GP1_LVL_SHIFT);
2372
2373 ret = regmap_update_bits(wm5100->regmap, WM5100_GPIO_CTRL_1 + offset,
2374 WM5100_GP1_FN_MASK | WM5100_GP1_DIR |
2375 WM5100_GP1_LVL, val);
2376 if (ret < 0)
2377 return ret;
2378 else
2379 return 0;
2380 }
2381
2382 static int wm5100_gpio_get(struct gpio_chip *chip, unsigned offset)
2383 {
2384 struct wm5100_priv *wm5100 = gpio_to_wm5100(chip);
2385 unsigned int reg;
2386 int ret;
2387
2388 ret = regmap_read(wm5100->regmap, WM5100_GPIO_CTRL_1 + offset, &reg);
2389 if (ret < 0)
2390 return ret;
2391
2392 return (reg & WM5100_GP1_LVL) != 0;
2393 }
2394
2395 static int wm5100_gpio_direction_in(struct gpio_chip *chip, unsigned offset)
2396 {
2397 struct wm5100_priv *wm5100 = gpio_to_wm5100(chip);
2398
2399 return regmap_update_bits(wm5100->regmap, WM5100_GPIO_CTRL_1 + offset,
2400 WM5100_GP1_FN_MASK | WM5100_GP1_DIR,
2401 (1 << WM5100_GP1_FN_SHIFT) |
2402 (1 << WM5100_GP1_DIR_SHIFT));
2403 }
2404
2405 static struct gpio_chip wm5100_template_chip = {
2406 .label = "wm5100",
2407 .owner = THIS_MODULE,
2408 .direction_output = wm5100_gpio_direction_out,
2409 .set = wm5100_gpio_set,
2410 .direction_input = wm5100_gpio_direction_in,
2411 .get = wm5100_gpio_get,
2412 .can_sleep = 1,
2413 };
2414
2415 static void wm5100_init_gpio(struct i2c_client *i2c)
2416 {
2417 struct wm5100_priv *wm5100 = i2c_get_clientdata(i2c);
2418 int ret;
2419
2420 wm5100->gpio_chip = wm5100_template_chip;
2421 wm5100->gpio_chip.ngpio = 6;
2422 wm5100->gpio_chip.dev = &i2c->dev;
2423
2424 if (wm5100->pdata.gpio_base)
2425 wm5100->gpio_chip.base = wm5100->pdata.gpio_base;
2426 else
2427 wm5100->gpio_chip.base = -1;
2428
2429 ret = gpiochip_add(&wm5100->gpio_chip);
2430 if (ret != 0)
2431 dev_err(&i2c->dev, "Failed to add GPIOs: %d\n", ret);
2432 }
2433
2434 static void wm5100_free_gpio(struct i2c_client *i2c)
2435 {
2436 struct wm5100_priv *wm5100 = i2c_get_clientdata(i2c);
2437 int ret;
2438
2439 ret = gpiochip_remove(&wm5100->gpio_chip);
2440 if (ret != 0)
2441 dev_err(&i2c->dev, "Failed to remove GPIOs: %d\n", ret);
2442 }
2443 #else
2444 static void wm5100_init_gpio(struct i2c_client *i2c)
2445 {
2446 }
2447
2448 static void wm5100_free_gpio(struct i2c_client *i2c)
2449 {
2450 }
2451 #endif
2452
2453 static int wm5100_probe(struct snd_soc_codec *codec)
2454 {
2455 struct i2c_client *i2c = to_i2c_client(codec->dev);
2456 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
2457 int ret, i, irq_flags;
2458
2459 wm5100->codec = codec;
2460 codec->control_data = wm5100->regmap;
2461
2462 ret = snd_soc_codec_set_cache_io(codec, 16, 16, SND_SOC_REGMAP);
2463 if (ret != 0) {
2464 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
2465 return ret;
2466 }
2467
2468 regcache_cache_only(wm5100->regmap, true);
2469
2470
2471 for (i = 0; i < ARRAY_SIZE(wm5100_dig_vu); i++)
2472 snd_soc_update_bits(codec, wm5100_dig_vu[i], WM5100_OUT_VU,
2473 WM5100_OUT_VU);
2474
2475 /* Don't debounce interrupts to support use of SYSCLK only */
2476 snd_soc_write(codec, WM5100_IRQ_DEBOUNCE_1, 0);
2477 snd_soc_write(codec, WM5100_IRQ_DEBOUNCE_2, 0);
2478
2479 /* TODO: check if we're symmetric */
2480
2481 if (i2c->irq) {
2482 if (wm5100->pdata.irq_flags)
2483 irq_flags = wm5100->pdata.irq_flags;
2484 else
2485 irq_flags = IRQF_TRIGGER_LOW;
2486
2487 irq_flags |= IRQF_ONESHOT;
2488
2489 if (irq_flags & (IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING))
2490 ret = request_threaded_irq(i2c->irq, NULL,
2491 wm5100_edge_irq,
2492 irq_flags, "wm5100", codec);
2493 else
2494 ret = request_threaded_irq(i2c->irq, NULL, wm5100_irq,
2495 irq_flags, "wm5100", codec);
2496
2497 if (ret != 0) {
2498 dev_err(codec->dev, "Failed to request IRQ %d: %d\n",
2499 i2c->irq, ret);
2500 } else {
2501 /* Enable default interrupts */
2502 snd_soc_update_bits(codec,
2503 WM5100_INTERRUPT_STATUS_3_MASK,
2504 WM5100_IM_SPK_SHUTDOWN_WARN_EINT |
2505 WM5100_IM_SPK_SHUTDOWN_EINT |
2506 WM5100_IM_ASRC2_LOCK_EINT |
2507 WM5100_IM_ASRC1_LOCK_EINT |
2508 WM5100_IM_FLL2_LOCK_EINT |
2509 WM5100_IM_FLL1_LOCK_EINT |
2510 WM5100_CLKGEN_ERR_EINT |
2511 WM5100_CLKGEN_ERR_ASYNC_EINT, 0);
2512
2513 snd_soc_update_bits(codec,
2514 WM5100_INTERRUPT_STATUS_4_MASK,
2515 WM5100_AIF3_ERR_EINT |
2516 WM5100_AIF2_ERR_EINT |
2517 WM5100_AIF1_ERR_EINT |
2518 WM5100_CTRLIF_ERR_EINT |
2519 WM5100_ISRC2_UNDERCLOCKED_EINT |
2520 WM5100_ISRC1_UNDERCLOCKED_EINT |
2521 WM5100_FX_UNDERCLOCKED_EINT |
2522 WM5100_AIF3_UNDERCLOCKED_EINT |
2523 WM5100_AIF2_UNDERCLOCKED_EINT |
2524 WM5100_AIF1_UNDERCLOCKED_EINT |
2525 WM5100_ASRC_UNDERCLOCKED_EINT |
2526 WM5100_DAC_UNDERCLOCKED_EINT |
2527 WM5100_ADC_UNDERCLOCKED_EINT |
2528 WM5100_MIXER_UNDERCLOCKED_EINT, 0);
2529 }
2530 } else {
2531 snd_soc_dapm_new_controls(&codec->dapm,
2532 wm5100_dapm_widgets_noirq,
2533 ARRAY_SIZE(wm5100_dapm_widgets_noirq));
2534 }
2535
2536 if (wm5100->pdata.hp_pol) {
2537 ret = gpio_request_one(wm5100->pdata.hp_pol,
2538 GPIOF_OUT_INIT_HIGH, "WM5100 HP_POL");
2539 if (ret < 0) {
2540 dev_err(&i2c->dev, "Failed to request HP_POL %d: %d\n",
2541 wm5100->pdata.hp_pol, ret);
2542 goto err_gpio;
2543 }
2544 }
2545
2546 /* We'll get woken up again when the system has something useful
2547 * for us to do.
2548 */
2549 if (wm5100->pdata.ldo_ena)
2550 gpio_set_value_cansleep(wm5100->pdata.ldo_ena, 0);
2551 regulator_bulk_disable(ARRAY_SIZE(wm5100->core_supplies),
2552 wm5100->core_supplies);
2553
2554 return 0;
2555
2556 err_gpio:
2557 if (i2c->irq)
2558 free_irq(i2c->irq, codec);
2559
2560 return ret;
2561 }
2562
2563 static int wm5100_remove(struct snd_soc_codec *codec)
2564 {
2565 struct wm5100_priv *wm5100 = snd_soc_codec_get_drvdata(codec);
2566 struct i2c_client *i2c = to_i2c_client(codec->dev);
2567
2568 wm5100_set_bias_level(codec, SND_SOC_BIAS_OFF);
2569 if (wm5100->pdata.hp_pol) {
2570 gpio_free(wm5100->pdata.hp_pol);
2571 }
2572 if (i2c->irq)
2573 free_irq(i2c->irq, codec);
2574 return 0;
2575 }
2576
2577 static int wm5100_soc_volatile(struct snd_soc_codec *codec,
2578 unsigned int reg)
2579 {
2580 return true;
2581 }
2582
2583
2584 static struct snd_soc_codec_driver soc_codec_dev_wm5100 = {
2585 .probe = wm5100_probe,
2586 .remove = wm5100_remove,
2587
2588 .set_sysclk = wm5100_set_sysclk,
2589 .set_pll = wm5100_set_fll,
2590 .set_bias_level = wm5100_set_bias_level,
2591 .idle_bias_off = 1,
2592 .reg_cache_size = WM5100_MAX_REGISTER,
2593 .volatile_register = wm5100_soc_volatile,
2594
2595 .seq_notifier = wm5100_seq_notifier,
2596 .controls = wm5100_snd_controls,
2597 .num_controls = ARRAY_SIZE(wm5100_snd_controls),
2598 .dapm_widgets = wm5100_dapm_widgets,
2599 .num_dapm_widgets = ARRAY_SIZE(wm5100_dapm_widgets),
2600 .dapm_routes = wm5100_dapm_routes,
2601 .num_dapm_routes = ARRAY_SIZE(wm5100_dapm_routes),
2602 };
2603
2604 static const struct regmap_config wm5100_regmap = {
2605 .reg_bits = 16,
2606 .val_bits = 16,
2607
2608 .max_register = WM5100_MAX_REGISTER,
2609 .reg_defaults = wm5100_reg_defaults,
2610 .num_reg_defaults = ARRAY_SIZE(wm5100_reg_defaults),
2611 .volatile_reg = wm5100_volatile_register,
2612 .readable_reg = wm5100_readable_register,
2613 .cache_type = REGCACHE_RBTREE,
2614 };
2615
2616 static const unsigned int wm5100_mic_ctrl_reg[] = {
2617 WM5100_IN1L_CONTROL,
2618 WM5100_IN2L_CONTROL,
2619 WM5100_IN3L_CONTROL,
2620 WM5100_IN4L_CONTROL,
2621 };
2622
2623 static __devinit int wm5100_i2c_probe(struct i2c_client *i2c,
2624 const struct i2c_device_id *id)
2625 {
2626 struct wm5100_pdata *pdata = dev_get_platdata(&i2c->dev);
2627 struct wm5100_priv *wm5100;
2628 unsigned int reg;
2629 int ret, i;
2630
2631 wm5100 = devm_kzalloc(&i2c->dev, sizeof(struct wm5100_priv),
2632 GFP_KERNEL);
2633 if (wm5100 == NULL)
2634 return -ENOMEM;
2635
2636 wm5100->regmap = regmap_init_i2c(i2c, &wm5100_regmap);
2637 if (IS_ERR(wm5100->regmap)) {
2638 ret = PTR_ERR(wm5100->regmap);
2639 dev_err(&i2c->dev, "Failed to allocate register map: %d\n",
2640 ret);
2641 goto err;
2642 }
2643
2644 for (i = 0; i < ARRAY_SIZE(wm5100->fll); i++)
2645 init_completion(&wm5100->fll[i].lock);
2646
2647 if (pdata)
2648 wm5100->pdata = *pdata;
2649
2650 i2c_set_clientdata(i2c, wm5100);
2651
2652 for (i = 0; i < ARRAY_SIZE(wm5100->core_supplies); i++)
2653 wm5100->core_supplies[i].supply = wm5100_core_supply_names[i];
2654
2655 ret = regulator_bulk_get(&i2c->dev, ARRAY_SIZE(wm5100->core_supplies),
2656 wm5100->core_supplies);
2657 if (ret != 0) {
2658 dev_err(&i2c->dev, "Failed to request core supplies: %d\n",
2659 ret);
2660 goto err_regmap;
2661 }
2662
2663 wm5100->cpvdd = regulator_get(&i2c->dev, "CPVDD");
2664 if (IS_ERR(wm5100->cpvdd)) {
2665 ret = PTR_ERR(wm5100->cpvdd);
2666 dev_err(&i2c->dev, "Failed to get CPVDD: %d\n", ret);
2667 goto err_core;
2668 }
2669
2670 wm5100->dbvdd2 = regulator_get(&i2c->dev, "DBVDD2");
2671 if (IS_ERR(wm5100->dbvdd2)) {
2672 ret = PTR_ERR(wm5100->dbvdd2);
2673 dev_err(&i2c->dev, "Failed to get DBVDD2: %d\n", ret);
2674 goto err_cpvdd;
2675 }
2676
2677 wm5100->dbvdd3 = regulator_get(&i2c->dev, "DBVDD3");
2678 if (IS_ERR(wm5100->dbvdd3)) {
2679 ret = PTR_ERR(wm5100->dbvdd3);
2680 dev_err(&i2c->dev, "Failed to get DBVDD2: %d\n", ret);
2681 goto err_dbvdd2;
2682 }
2683
2684 ret = regulator_bulk_enable(ARRAY_SIZE(wm5100->core_supplies),
2685 wm5100->core_supplies);
2686 if (ret != 0) {
2687 dev_err(&i2c->dev, "Failed to enable core supplies: %d\n",
2688 ret);
2689 goto err_dbvdd3;
2690 }
2691
2692 if (wm5100->pdata.ldo_ena) {
2693 ret = gpio_request_one(wm5100->pdata.ldo_ena,
2694 GPIOF_OUT_INIT_HIGH, "WM5100 LDOENA");
2695 if (ret < 0) {
2696 dev_err(&i2c->dev, "Failed to request LDOENA %d: %d\n",
2697 wm5100->pdata.ldo_ena, ret);
2698 goto err_enable;
2699 }
2700 msleep(2);
2701 }
2702
2703 if (wm5100->pdata.reset) {
2704 ret = gpio_request_one(wm5100->pdata.reset,
2705 GPIOF_OUT_INIT_HIGH, "WM5100 /RESET");
2706 if (ret < 0) {
2707 dev_err(&i2c->dev, "Failed to request /RESET %d: %d\n",
2708 wm5100->pdata.reset, ret);
2709 goto err_ldo;
2710 }
2711 }
2712
2713 ret = regmap_read(wm5100->regmap, WM5100_SOFTWARE_RESET, &reg);
2714 if (ret < 0) {
2715 dev_err(&i2c->dev, "Failed to read ID register\n");
2716 goto err_reset;
2717 }
2718 switch (reg) {
2719 case 0x8997:
2720 case 0x5100:
2721 break;
2722
2723 default:
2724 dev_err(&i2c->dev, "Device is not a WM5100, ID is %x\n", reg);
2725 ret = -EINVAL;
2726 goto err_reset;
2727 }
2728
2729 ret = regmap_read(wm5100->regmap, WM5100_DEVICE_REVISION, &reg);
2730 if (ret < 0) {
2731 dev_err(&i2c->dev, "Failed to read revision register\n");
2732 goto err_reset;
2733 }
2734 wm5100->rev = reg & WM5100_DEVICE_REVISION_MASK;
2735
2736 dev_info(&i2c->dev, "revision %c\n", wm5100->rev + 'A');
2737
2738 ret = wm5100_reset(wm5100);
2739 if (ret < 0) {
2740 dev_err(&i2c->dev, "Failed to issue reset\n");
2741 goto err_reset;
2742 }
2743
2744 wm5100_init_gpio(i2c);
2745
2746 for (i = 0; i < ARRAY_SIZE(wm5100->pdata.gpio_defaults); i++) {
2747 if (!wm5100->pdata.gpio_defaults[i])
2748 continue;
2749
2750 regmap_write(wm5100->regmap, WM5100_GPIO_CTRL_1 + i,
2751 wm5100->pdata.gpio_defaults[i]);
2752 }
2753
2754 for (i = 0; i < ARRAY_SIZE(wm5100->pdata.in_mode); i++) {
2755 regmap_update_bits(wm5100->regmap, wm5100_mic_ctrl_reg[i],
2756 WM5100_IN1_MODE_MASK |
2757 WM5100_IN1_DMIC_SUP_MASK,
2758 (wm5100->pdata.in_mode[i] <<
2759 WM5100_IN1_MODE_SHIFT) |
2760 (wm5100->pdata.dmic_sup[i] <<
2761 WM5100_IN1_DMIC_SUP_SHIFT));
2762 }
2763
2764 ret = snd_soc_register_codec(&i2c->dev,
2765 &soc_codec_dev_wm5100, wm5100_dai,
2766 ARRAY_SIZE(wm5100_dai));
2767 if (ret < 0) {
2768 dev_err(&i2c->dev, "Failed to register WM5100: %d\n", ret);
2769 goto err_reset;
2770 }
2771
2772 return ret;
2773
2774 err_reset:
2775 wm5100_free_gpio(i2c);
2776 if (wm5100->pdata.reset) {
2777 gpio_set_value_cansleep(wm5100->pdata.reset, 1);
2778 gpio_free(wm5100->pdata.reset);
2779 }
2780 err_ldo:
2781 if (wm5100->pdata.ldo_ena) {
2782 gpio_set_value_cansleep(wm5100->pdata.ldo_ena, 0);
2783 gpio_free(wm5100->pdata.ldo_ena);
2784 }
2785 err_enable:
2786 regulator_bulk_disable(ARRAY_SIZE(wm5100->core_supplies),
2787 wm5100->core_supplies);
2788 err_dbvdd3:
2789 regulator_put(wm5100->dbvdd3);
2790 err_dbvdd2:
2791 regulator_put(wm5100->dbvdd2);
2792 err_cpvdd:
2793 regulator_put(wm5100->cpvdd);
2794 err_core:
2795 regulator_bulk_free(ARRAY_SIZE(wm5100->core_supplies),
2796 wm5100->core_supplies);
2797 err_regmap:
2798 regmap_exit(wm5100->regmap);
2799 err:
2800 return ret;
2801 }
2802
2803 static __devexit int wm5100_i2c_remove(struct i2c_client *client)
2804 {
2805 struct wm5100_priv *wm5100 = i2c_get_clientdata(client);
2806
2807 snd_soc_unregister_codec(&client->dev);
2808 wm5100_free_gpio(client);
2809 if (wm5100->pdata.reset) {
2810 gpio_set_value_cansleep(wm5100->pdata.reset, 1);
2811 gpio_free(wm5100->pdata.reset);
2812 }
2813 if (wm5100->pdata.ldo_ena) {
2814 gpio_set_value_cansleep(wm5100->pdata.ldo_ena, 0);
2815 gpio_free(wm5100->pdata.ldo_ena);
2816 }
2817 regulator_put(wm5100->dbvdd3);
2818 regulator_put(wm5100->dbvdd2);
2819 regulator_put(wm5100->cpvdd);
2820 regulator_bulk_free(ARRAY_SIZE(wm5100->core_supplies),
2821 wm5100->core_supplies);
2822 regmap_exit(wm5100->regmap);
2823
2824 return 0;
2825 }
2826
2827 static const struct i2c_device_id wm5100_i2c_id[] = {
2828 { "wm5100", 0 },
2829 { }
2830 };
2831 MODULE_DEVICE_TABLE(i2c, wm5100_i2c_id);
2832
2833 static struct i2c_driver wm5100_i2c_driver = {
2834 .driver = {
2835 .name = "wm5100",
2836 .owner = THIS_MODULE,
2837 },
2838 .probe = wm5100_i2c_probe,
2839 .remove = __devexit_p(wm5100_i2c_remove),
2840 .id_table = wm5100_i2c_id,
2841 };
2842
2843 static int __init wm5100_modinit(void)
2844 {
2845 return i2c_add_driver(&wm5100_i2c_driver);
2846 }
2847 module_init(wm5100_modinit);
2848
2849 static void __exit wm5100_exit(void)
2850 {
2851 i2c_del_driver(&wm5100_i2c_driver);
2852 }
2853 module_exit(wm5100_exit);
2854
2855 MODULE_DESCRIPTION("ASoC WM5100 driver");
2856 MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.com>");
2857 MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.088992 seconds and 6 git commands to generate.