projects / deliverable / linux.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'topic/asoc' of git://git.kernel.org/pub/scm/linux/kernel/git/tiwai...
[deliverable/linux.git] / sound / soc / codecs / wm8903.c
1 /*
2 * wm8903.c -- WM8903 ALSA SoC Audio driver
3 *
4 * Copyright 2008 Wolfson Microelectronics
5 *
6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * TODO:
13 * - TDM mode configuration.
14 * - Digital microphone support.
15 */
16
17 #include <linux/module.h>
18 #include <linux/moduleparam.h>
19 #include <linux/init.h>
20 #include <linux/completion.h>
21 #include <linux/delay.h>
22 #include <linux/pm.h>
23 #include <linux/i2c.h>
24 #include <linux/platform_device.h>
25 #include <linux/slab.h>
26 #include <sound/core.h>
27 #include <sound/jack.h>
28 #include <sound/pcm.h>
29 #include <sound/pcm_params.h>
30 #include <sound/tlv.h>
31 #include <sound/soc.h>
32 #include <sound/initval.h>
33 #include <sound/wm8903.h>
34 #include <trace/events/asoc.h>
35
36 #include "wm8903.h"
37
38 /* Register defaults at reset */
39 static u16 wm8903_reg_defaults[] = {
40 0x8903, /* R0 - SW Reset and ID */
41 0x0000, /* R1 - Revision Number */
42 0x0000, /* R2 */
43 0x0000, /* R3 */
44 0x0018, /* R4 - Bias Control 0 */
45 0x0000, /* R5 - VMID Control 0 */
46 0x0000, /* R6 - Mic Bias Control 0 */
47 0x0000, /* R7 */
48 0x0001, /* R8 - Analogue DAC 0 */
49 0x0000, /* R9 */
50 0x0001, /* R10 - Analogue ADC 0 */
51 0x0000, /* R11 */
52 0x0000, /* R12 - Power Management 0 */
53 0x0000, /* R13 - Power Management 1 */
54 0x0000, /* R14 - Power Management 2 */
55 0x0000, /* R15 - Power Management 3 */
56 0x0000, /* R16 - Power Management 4 */
57 0x0000, /* R17 - Power Management 5 */
58 0x0000, /* R18 - Power Management 6 */
59 0x0000, /* R19 */
60 0x0400, /* R20 - Clock Rates 0 */
61 0x0D07, /* R21 - Clock Rates 1 */
62 0x0000, /* R22 - Clock Rates 2 */
63 0x0000, /* R23 */
64 0x0050, /* R24 - Audio Interface 0 */
65 0x0242, /* R25 - Audio Interface 1 */
66 0x0008, /* R26 - Audio Interface 2 */
67 0x0022, /* R27 - Audio Interface 3 */
68 0x0000, /* R28 */
69 0x0000, /* R29 */
70 0x00C0, /* R30 - DAC Digital Volume Left */
71 0x00C0, /* R31 - DAC Digital Volume Right */
72 0x0000, /* R32 - DAC Digital 0 */
73 0x0000, /* R33 - DAC Digital 1 */
74 0x0000, /* R34 */
75 0x0000, /* R35 */
76 0x00C0, /* R36 - ADC Digital Volume Left */
77 0x00C0, /* R37 - ADC Digital Volume Right */
78 0x0000, /* R38 - ADC Digital 0 */
79 0x0073, /* R39 - Digital Microphone 0 */
80 0x09BF, /* R40 - DRC 0 */
81 0x3241, /* R41 - DRC 1 */
82 0x0020, /* R42 - DRC 2 */
83 0x0000, /* R43 - DRC 3 */
84 0x0085, /* R44 - Analogue Left Input 0 */
85 0x0085, /* R45 - Analogue Right Input 0 */
86 0x0044, /* R46 - Analogue Left Input 1 */
87 0x0044, /* R47 - Analogue Right Input 1 */
88 0x0000, /* R48 */
89 0x0000, /* R49 */
90 0x0008, /* R50 - Analogue Left Mix 0 */
91 0x0004, /* R51 - Analogue Right Mix 0 */
92 0x0000, /* R52 - Analogue Spk Mix Left 0 */
93 0x0000, /* R53 - Analogue Spk Mix Left 1 */
94 0x0000, /* R54 - Analogue Spk Mix Right 0 */
95 0x0000, /* R55 - Analogue Spk Mix Right 1 */
96 0x0000, /* R56 */
97 0x002D, /* R57 - Analogue OUT1 Left */
98 0x002D, /* R58 - Analogue OUT1 Right */
99 0x0039, /* R59 - Analogue OUT2 Left */
100 0x0039, /* R60 - Analogue OUT2 Right */
101 0x0100, /* R61 */
102 0x0139, /* R62 - Analogue OUT3 Left */
103 0x0139, /* R63 - Analogue OUT3 Right */
104 0x0000, /* R64 */
105 0x0000, /* R65 - Analogue SPK Output Control 0 */
106 0x0000, /* R66 */
107 0x0010, /* R67 - DC Servo 0 */
108 0x0100, /* R68 */
109 0x00A4, /* R69 - DC Servo 2 */
110 0x0807, /* R70 */
111 0x0000, /* R71 */
112 0x0000, /* R72 */
113 0x0000, /* R73 */
114 0x0000, /* R74 */
115 0x0000, /* R75 */
116 0x0000, /* R76 */
117 0x0000, /* R77 */
118 0x0000, /* R78 */
119 0x000E, /* R79 */
120 0x0000, /* R80 */
121 0x0000, /* R81 */
122 0x0000, /* R82 */
123 0x0000, /* R83 */
124 0x0000, /* R84 */
125 0x0000, /* R85 */
126 0x0000, /* R86 */
127 0x0006, /* R87 */
128 0x0000, /* R88 */
129 0x0000, /* R89 */
130 0x0000, /* R90 - Analogue HP 0 */
131 0x0060, /* R91 */
132 0x0000, /* R92 */
133 0x0000, /* R93 */
134 0x0000, /* R94 - Analogue Lineout 0 */
135 0x0060, /* R95 */
136 0x0000, /* R96 */
137 0x0000, /* R97 */
138 0x0000, /* R98 - Charge Pump 0 */
139 0x1F25, /* R99 */
140 0x2B19, /* R100 */
141 0x01C0, /* R101 */
142 0x01EF, /* R102 */
143 0x2B00, /* R103 */
144 0x0000, /* R104 - Class W 0 */
145 0x01C0, /* R105 */
146 0x1C10, /* R106 */
147 0x0000, /* R107 */
148 0x0000, /* R108 - Write Sequencer 0 */
149 0x0000, /* R109 - Write Sequencer 1 */
150 0x0000, /* R110 - Write Sequencer 2 */
151 0x0000, /* R111 - Write Sequencer 3 */
152 0x0000, /* R112 - Write Sequencer 4 */
153 0x0000, /* R113 */
154 0x0000, /* R114 - Control Interface */
155 0x0000, /* R115 */
156 0x00A8, /* R116 - GPIO Control 1 */
157 0x00A8, /* R117 - GPIO Control 2 */
158 0x00A8, /* R118 - GPIO Control 3 */
159 0x0220, /* R119 - GPIO Control 4 */
160 0x01A0, /* R120 - GPIO Control 5 */
161 0x0000, /* R121 - Interrupt Status 1 */
162 0xFFFF, /* R122 - Interrupt Status 1 Mask */
163 0x0000, /* R123 - Interrupt Polarity 1 */
164 0x0000, /* R124 */
165 0x0003, /* R125 */
166 0x0000, /* R126 - Interrupt Control */
167 0x0000, /* R127 */
168 0x0005, /* R128 */
169 0x0000, /* R129 - Control Interface Test 1 */
170 0x0000, /* R130 */
171 0x0000, /* R131 */
172 0x0000, /* R132 */
173 0x0000, /* R133 */
174 0x0000, /* R134 */
175 0x03FF, /* R135 */
176 0x0007, /* R136 */
177 0x0040, /* R137 */
178 0x0000, /* R138 */
179 0x0000, /* R139 */
180 0x0000, /* R140 */
181 0x0000, /* R141 */
182 0x0000, /* R142 */
183 0x0000, /* R143 */
184 0x0000, /* R144 */
185 0x0000, /* R145 */
186 0x0000, /* R146 */
187 0x0000, /* R147 */
188 0x4000, /* R148 */
189 0x6810, /* R149 - Charge Pump Test 1 */
190 0x0004, /* R150 */
191 0x0000, /* R151 */
192 0x0000, /* R152 */
193 0x0000, /* R153 */
194 0x0000, /* R154 */
195 0x0000, /* R155 */
196 0x0000, /* R156 */
197 0x0000, /* R157 */
198 0x0000, /* R158 */
199 0x0000, /* R159 */
200 0x0000, /* R160 */
201 0x0000, /* R161 */
202 0x0000, /* R162 */
203 0x0000, /* R163 */
204 0x0028, /* R164 - Clock Rate Test 4 */
205 0x0004, /* R165 */
206 0x0000, /* R166 */
207 0x0060, /* R167 */
208 0x0000, /* R168 */
209 0x0000, /* R169 */
210 0x0000, /* R170 */
211 0x0000, /* R171 */
212 0x0000, /* R172 - Analogue Output Bias 0 */
213 };
214
215 struct wm8903_priv {
216
217 u16 reg_cache[ARRAY_SIZE(wm8903_reg_defaults)];
218
219 int sysclk;
220 int irq;
221
222 int fs;
223 int deemph;
224
225 /* Reference count */
226 int class_w_users;
227
228 struct completion wseq;
229
230 struct snd_soc_jack *mic_jack;
231 int mic_det;
232 int mic_short;
233 int mic_last_report;
234 int mic_delay;
235 };
236
237 static int wm8903_volatile_register(unsigned int reg)
238 {
239 switch (reg) {
240 case WM8903_SW_RESET_AND_ID:
241 case WM8903_REVISION_NUMBER:
242 case WM8903_INTERRUPT_STATUS_1:
243 case WM8903_WRITE_SEQUENCER_4:
244 return 1;
245
246 default:
247 return 0;
248 }
249 }
250
251 static int wm8903_run_sequence(struct snd_soc_codec *codec, unsigned int start)
252 {
253 u16 reg[5];
254 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
255
256 BUG_ON(start > 48);
257
258 /* Enable the sequencer if it's not already on */
259 reg[0] = snd_soc_read(codec, WM8903_WRITE_SEQUENCER_0);
260 snd_soc_write(codec, WM8903_WRITE_SEQUENCER_0,
261 reg[0] | WM8903_WSEQ_ENA);
262
263 dev_dbg(codec->dev, "Starting sequence at %d\n", start);
264
265 snd_soc_write(codec, WM8903_WRITE_SEQUENCER_3,
266 start | WM8903_WSEQ_START);
267
268 /* Wait for it to complete. If we have the interrupt wired up then
269 * that will break us out of the poll early.
270 */
271 do {
272 wait_for_completion_timeout(&wm8903->wseq,
273 msecs_to_jiffies(10));
274
275 reg[4] = snd_soc_read(codec, WM8903_WRITE_SEQUENCER_4);
276 } while (reg[4] & WM8903_WSEQ_BUSY);
277
278 dev_dbg(codec->dev, "Sequence complete\n");
279
280 /* Disable the sequencer again if we enabled it */
281 snd_soc_write(codec, WM8903_WRITE_SEQUENCER_0, reg[0]);
282
283 return 0;
284 }
285
286 static void wm8903_sync_reg_cache(struct snd_soc_codec *codec, u16 *cache)
287 {
288 int i;
289
290 /* There really ought to be something better we can do here :/ */
291 for (i = 0; i < ARRAY_SIZE(wm8903_reg_defaults); i++)
292 cache[i] = codec->hw_read(codec, i);
293 }
294
295 static void wm8903_reset(struct snd_soc_codec *codec)
296 {
297 snd_soc_write(codec, WM8903_SW_RESET_AND_ID, 0);
298 memcpy(codec->reg_cache, wm8903_reg_defaults,
299 sizeof(wm8903_reg_defaults));
300 }
301
302 #define WM8903_OUTPUT_SHORT 0x8
303 #define WM8903_OUTPUT_OUT 0x4
304 #define WM8903_OUTPUT_INT 0x2
305 #define WM8903_OUTPUT_IN 0x1
306
307 static int wm8903_cp_event(struct snd_soc_dapm_widget *w,
308 struct snd_kcontrol *kcontrol, int event)
309 {
310 WARN_ON(event != SND_SOC_DAPM_POST_PMU);
311 mdelay(4);
312
313 return 0;
314 }
315
316 /*
317 * Event for headphone and line out amplifier power changes. Special
318 * power up/down sequences are required in order to maximise pop/click
319 * performance.
320 */
321 static int wm8903_output_event(struct snd_soc_dapm_widget *w,
322 struct snd_kcontrol *kcontrol, int event)
323 {
324 struct snd_soc_codec *codec = w->codec;
325 u16 val;
326 u16 reg;
327 u16 dcs_reg;
328 u16 dcs_bit;
329 int shift;
330
331 switch (w->reg) {
332 case WM8903_POWER_MANAGEMENT_2:
333 reg = WM8903_ANALOGUE_HP_0;
334 dcs_bit = 0 + w->shift;
335 break;
336 case WM8903_POWER_MANAGEMENT_3:
337 reg = WM8903_ANALOGUE_LINEOUT_0;
338 dcs_bit = 2 + w->shift;
339 break;
340 default:
341 BUG();
342 return -EINVAL; /* Spurious warning from some compilers */
343 }
344
345 switch (w->shift) {
346 case 0:
347 shift = 0;
348 break;
349 case 1:
350 shift = 4;
351 break;
352 default:
353 BUG();
354 return -EINVAL; /* Spurious warning from some compilers */
355 }
356
357 if (event & SND_SOC_DAPM_PRE_PMU) {
358 val = snd_soc_read(codec, reg);
359
360 /* Short the output */
361 val &= ~(WM8903_OUTPUT_SHORT << shift);
362 snd_soc_write(codec, reg, val);
363 }
364
365 if (event & SND_SOC_DAPM_POST_PMU) {
366 val = snd_soc_read(codec, reg);
367
368 val |= (WM8903_OUTPUT_IN << shift);
369 snd_soc_write(codec, reg, val);
370
371 val |= (WM8903_OUTPUT_INT << shift);
372 snd_soc_write(codec, reg, val);
373
374 /* Turn on the output ENA_OUTP */
375 val |= (WM8903_OUTPUT_OUT << shift);
376 snd_soc_write(codec, reg, val);
377
378 /* Enable the DC servo */
379 dcs_reg = snd_soc_read(codec, WM8903_DC_SERVO_0);
380 dcs_reg |= dcs_bit;
381 snd_soc_write(codec, WM8903_DC_SERVO_0, dcs_reg);
382
383 /* Remove the short */
384 val |= (WM8903_OUTPUT_SHORT << shift);
385 snd_soc_write(codec, reg, val);
386 }
387
388 if (event & SND_SOC_DAPM_PRE_PMD) {
389 val = snd_soc_read(codec, reg);
390
391 /* Short the output */
392 val &= ~(WM8903_OUTPUT_SHORT << shift);
393 snd_soc_write(codec, reg, val);
394
395 /* Disable the DC servo */
396 dcs_reg = snd_soc_read(codec, WM8903_DC_SERVO_0);
397 dcs_reg &= ~dcs_bit;
398 snd_soc_write(codec, WM8903_DC_SERVO_0, dcs_reg);
399
400 /* Then disable the intermediate and output stages */
401 val &= ~((WM8903_OUTPUT_OUT | WM8903_OUTPUT_INT |
402 WM8903_OUTPUT_IN) << shift);
403 snd_soc_write(codec, reg, val);
404 }
405
406 return 0;
407 }
408
409 /*
410 * When used with DAC outputs only the WM8903 charge pump supports
411 * operation in class W mode, providing very low power consumption
412 * when used with digital sources. Enable and disable this mode
413 * automatically depending on the mixer configuration.
414 *
415 * All the relevant controls are simple switches.
416 */
417 static int wm8903_class_w_put(struct snd_kcontrol *kcontrol,
418 struct snd_ctl_elem_value *ucontrol)
419 {
420 struct snd_soc_dapm_widget *widget = snd_kcontrol_chip(kcontrol);
421 struct snd_soc_codec *codec = widget->codec;
422 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
423 u16 reg;
424 int ret;
425
426 reg = snd_soc_read(codec, WM8903_CLASS_W_0);
427
428 /* Turn it off if we're about to enable bypass */
429 if (ucontrol->value.integer.value[0]) {
430 if (wm8903->class_w_users == 0) {
431 dev_dbg(codec->dev, "Disabling Class W\n");
432 snd_soc_write(codec, WM8903_CLASS_W_0, reg &
433 ~(WM8903_CP_DYN_FREQ | WM8903_CP_DYN_V));
434 }
435 wm8903->class_w_users++;
436 }
437
438 /* Implement the change */
439 ret = snd_soc_dapm_put_volsw(kcontrol, ucontrol);
440
441 /* If we've just disabled the last bypass path turn Class W on */
442 if (!ucontrol->value.integer.value[0]) {
443 if (wm8903->class_w_users == 1) {
444 dev_dbg(codec->dev, "Enabling Class W\n");
445 snd_soc_write(codec, WM8903_CLASS_W_0, reg |
446 WM8903_CP_DYN_FREQ | WM8903_CP_DYN_V);
447 }
448 wm8903->class_w_users--;
449 }
450
451 dev_dbg(codec->dev, "Bypass use count now %d\n",
452 wm8903->class_w_users);
453
454 return ret;
455 }
456
457 #define SOC_DAPM_SINGLE_W(xname, reg, shift, max, invert) \
458 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
459 .info = snd_soc_info_volsw, \
460 .get = snd_soc_dapm_get_volsw, .put = wm8903_class_w_put, \
461 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
462
463
464 static int wm8903_deemph[] = { 0, 32000, 44100, 48000 };
465
466 static int wm8903_set_deemph(struct snd_soc_codec *codec)
467 {
468 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
469 int val, i, best;
470
471 /* If we're using deemphasis select the nearest available sample
472 * rate.
473 */
474 if (wm8903->deemph) {
475 best = 1;
476 for (i = 2; i < ARRAY_SIZE(wm8903_deemph); i++) {
477 if (abs(wm8903_deemph[i] - wm8903->fs) <
478 abs(wm8903_deemph[best] - wm8903->fs))
479 best = i;
480 }
481
482 val = best << WM8903_DEEMPH_SHIFT;
483 } else {
484 best = 0;
485 val = 0;
486 }
487
488 dev_dbg(codec->dev, "Set deemphasis %d (%dHz)\n",
489 best, wm8903_deemph[best]);
490
491 return snd_soc_update_bits(codec, WM8903_DAC_DIGITAL_1,
492 WM8903_DEEMPH_MASK, val);
493 }
494
495 static int wm8903_get_deemph(struct snd_kcontrol *kcontrol,
496 struct snd_ctl_elem_value *ucontrol)
497 {
498 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
499 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
500
501 ucontrol->value.enumerated.item[0] = wm8903->deemph;
502
503 return 0;
504 }
505
506 static int wm8903_put_deemph(struct snd_kcontrol *kcontrol,
507 struct snd_ctl_elem_value *ucontrol)
508 {
509 struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
510 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
511 int deemph = ucontrol->value.enumerated.item[0];
512 int ret = 0;
513
514 if (deemph > 1)
515 return -EINVAL;
516
517 mutex_lock(&codec->mutex);
518 if (wm8903->deemph != deemph) {
519 wm8903->deemph = deemph;
520
521 wm8903_set_deemph(codec);
522
523 ret = 1;
524 }
525 mutex_unlock(&codec->mutex);
526
527 return ret;
528 }
529
530 /* ALSA can only do steps of .01dB */
531 static const DECLARE_TLV_DB_SCALE(digital_tlv, -7200, 75, 1);
532
533 static const DECLARE_TLV_DB_SCALE(digital_sidetone_tlv, -3600, 300, 0);
534 static const DECLARE_TLV_DB_SCALE(out_tlv, -5700, 100, 0);
535
536 static const DECLARE_TLV_DB_SCALE(drc_tlv_thresh, 0, 75, 0);
537 static const DECLARE_TLV_DB_SCALE(drc_tlv_amp, -2250, 75, 0);
538 static const DECLARE_TLV_DB_SCALE(drc_tlv_min, 0, 600, 0);
539 static const DECLARE_TLV_DB_SCALE(drc_tlv_max, 1200, 600, 0);
540 static const DECLARE_TLV_DB_SCALE(drc_tlv_startup, -300, 50, 0);
541
542 static const char *hpf_mode_text[] = {
543 "Hi-fi", "Voice 1", "Voice 2", "Voice 3"
544 };
545
546 static const struct soc_enum hpf_mode =
547 SOC_ENUM_SINGLE(WM8903_ADC_DIGITAL_0, 5, 4, hpf_mode_text);
548
549 static const char *osr_text[] = {
550 "Low power", "High performance"
551 };
552
553 static const struct soc_enum adc_osr =
554 SOC_ENUM_SINGLE(WM8903_ANALOGUE_ADC_0, 0, 2, osr_text);
555
556 static const struct soc_enum dac_osr =
557 SOC_ENUM_SINGLE(WM8903_DAC_DIGITAL_1, 0, 2, osr_text);
558
559 static const char *drc_slope_text[] = {
560 "1", "1/2", "1/4", "1/8", "1/16", "0"
561 };
562
563 static const struct soc_enum drc_slope_r0 =
564 SOC_ENUM_SINGLE(WM8903_DRC_2, 3, 6, drc_slope_text);
565
566 static const struct soc_enum drc_slope_r1 =
567 SOC_ENUM_SINGLE(WM8903_DRC_2, 0, 6, drc_slope_text);
568
569 static const char *drc_attack_text[] = {
570 "instantaneous",
571 "363us", "762us", "1.45ms", "2.9ms", "5.8ms", "11.6ms", "23.2ms",
572 "46.4ms", "92.8ms", "185.6ms"
573 };
574
575 static const struct soc_enum drc_attack =
576 SOC_ENUM_SINGLE(WM8903_DRC_1, 12, 11, drc_attack_text);
577
578 static const char *drc_decay_text[] = {
579 "186ms", "372ms", "743ms", "1.49s", "2.97s", "5.94s", "11.89s",
580 "23.87s", "47.56s"
581 };
582
583 static const struct soc_enum drc_decay =
584 SOC_ENUM_SINGLE(WM8903_DRC_1, 8, 9, drc_decay_text);
585
586 static const char *drc_ff_delay_text[] = {
587 "5 samples", "9 samples"
588 };
589
590 static const struct soc_enum drc_ff_delay =
591 SOC_ENUM_SINGLE(WM8903_DRC_0, 5, 2, drc_ff_delay_text);
592
593 static const char *drc_qr_decay_text[] = {
594 "0.725ms", "1.45ms", "5.8ms"
595 };
596
597 static const struct soc_enum drc_qr_decay =
598 SOC_ENUM_SINGLE(WM8903_DRC_1, 4, 3, drc_qr_decay_text);
599
600 static const char *drc_smoothing_text[] = {
601 "Low", "Medium", "High"
602 };
603
604 static const struct soc_enum drc_smoothing =
605 SOC_ENUM_SINGLE(WM8903_DRC_0, 11, 3, drc_smoothing_text);
606
607 static const char *soft_mute_text[] = {
608 "Fast (fs/2)", "Slow (fs/32)"
609 };
610
611 static const struct soc_enum soft_mute =
612 SOC_ENUM_SINGLE(WM8903_DAC_DIGITAL_1, 10, 2, soft_mute_text);
613
614 static const char *mute_mode_text[] = {
615 "Hard", "Soft"
616 };
617
618 static const struct soc_enum mute_mode =
619 SOC_ENUM_SINGLE(WM8903_DAC_DIGITAL_1, 9, 2, mute_mode_text);
620
621 static const char *companding_text[] = {
622 "ulaw", "alaw"
623 };
624
625 static const struct soc_enum dac_companding =
626 SOC_ENUM_SINGLE(WM8903_AUDIO_INTERFACE_0, 0, 2, companding_text);
627
628 static const struct soc_enum adc_companding =
629 SOC_ENUM_SINGLE(WM8903_AUDIO_INTERFACE_0, 2, 2, companding_text);
630
631 static const char *input_mode_text[] = {
632 "Single-Ended", "Differential Line", "Differential Mic"
633 };
634
635 static const struct soc_enum linput_mode_enum =
636 SOC_ENUM_SINGLE(WM8903_ANALOGUE_LEFT_INPUT_1, 0, 3, input_mode_text);
637
638 static const struct soc_enum rinput_mode_enum =
639 SOC_ENUM_SINGLE(WM8903_ANALOGUE_RIGHT_INPUT_1, 0, 3, input_mode_text);
640
641 static const char *linput_mux_text[] = {
642 "IN1L", "IN2L", "IN3L"
643 };
644
645 static const struct soc_enum linput_enum =
646 SOC_ENUM_SINGLE(WM8903_ANALOGUE_LEFT_INPUT_1, 2, 3, linput_mux_text);
647
648 static const struct soc_enum linput_inv_enum =
649 SOC_ENUM_SINGLE(WM8903_ANALOGUE_LEFT_INPUT_1, 4, 3, linput_mux_text);
650
651 static const char *rinput_mux_text[] = {
652 "IN1R", "IN2R", "IN3R"
653 };
654
655 static const struct soc_enum rinput_enum =
656 SOC_ENUM_SINGLE(WM8903_ANALOGUE_RIGHT_INPUT_1, 2, 3, rinput_mux_text);
657
658 static const struct soc_enum rinput_inv_enum =
659 SOC_ENUM_SINGLE(WM8903_ANALOGUE_RIGHT_INPUT_1, 4, 3, rinput_mux_text);
660
661
662 static const char *sidetone_text[] = {
663 "None", "Left", "Right"
664 };
665
666 static const struct soc_enum lsidetone_enum =
667 SOC_ENUM_SINGLE(WM8903_DAC_DIGITAL_0, 2, 3, sidetone_text);
668
669 static const struct soc_enum rsidetone_enum =
670 SOC_ENUM_SINGLE(WM8903_DAC_DIGITAL_0, 0, 3, sidetone_text);
671
672 static const struct snd_kcontrol_new wm8903_snd_controls[] = {
673
674 /* Input PGAs - No TLV since the scale depends on PGA mode */
675 SOC_SINGLE("Left Input PGA Switch", WM8903_ANALOGUE_LEFT_INPUT_0,
676 7, 1, 1),
677 SOC_SINGLE("Left Input PGA Volume", WM8903_ANALOGUE_LEFT_INPUT_0,
678 0, 31, 0),
679 SOC_SINGLE("Left Input PGA Common Mode Switch", WM8903_ANALOGUE_LEFT_INPUT_1,
680 6, 1, 0),
681
682 SOC_SINGLE("Right Input PGA Switch", WM8903_ANALOGUE_RIGHT_INPUT_0,
683 7, 1, 1),
684 SOC_SINGLE("Right Input PGA Volume", WM8903_ANALOGUE_RIGHT_INPUT_0,
685 0, 31, 0),
686 SOC_SINGLE("Right Input PGA Common Mode Switch", WM8903_ANALOGUE_RIGHT_INPUT_1,
687 6, 1, 0),
688
689 /* ADCs */
690 SOC_ENUM("ADC OSR", adc_osr),
691 SOC_SINGLE("HPF Switch", WM8903_ADC_DIGITAL_0, 4, 1, 0),
692 SOC_ENUM("HPF Mode", hpf_mode),
693 SOC_SINGLE("DRC Switch", WM8903_DRC_0, 15, 1, 0),
694 SOC_ENUM("DRC Compressor Slope R0", drc_slope_r0),
695 SOC_ENUM("DRC Compressor Slope R1", drc_slope_r1),
696 SOC_SINGLE_TLV("DRC Compressor Threshold Volume", WM8903_DRC_3, 5, 124, 1,
697 drc_tlv_thresh),
698 SOC_SINGLE_TLV("DRC Volume", WM8903_DRC_3, 0, 30, 1, drc_tlv_amp),
699 SOC_SINGLE_TLV("DRC Minimum Gain Volume", WM8903_DRC_1, 2, 3, 1, drc_tlv_min),
700 SOC_SINGLE_TLV("DRC Maximum Gain Volume", WM8903_DRC_1, 0, 3, 0, drc_tlv_max),
701 SOC_ENUM("DRC Attack Rate", drc_attack),
702 SOC_ENUM("DRC Decay Rate", drc_decay),
703 SOC_ENUM("DRC FF Delay", drc_ff_delay),
704 SOC_SINGLE("DRC Anticlip Switch", WM8903_DRC_0, 1, 1, 0),
705 SOC_SINGLE("DRC QR Switch", WM8903_DRC_0, 2, 1, 0),
706 SOC_SINGLE_TLV("DRC QR Threshold Volume", WM8903_DRC_0, 6, 3, 0, drc_tlv_max),
707 SOC_ENUM("DRC QR Decay Rate", drc_qr_decay),
708 SOC_SINGLE("DRC Smoothing Switch", WM8903_DRC_0, 3, 1, 0),
709 SOC_SINGLE("DRC Smoothing Hysteresis Switch", WM8903_DRC_0, 0, 1, 0),
710 SOC_ENUM("DRC Smoothing Threshold", drc_smoothing),
711 SOC_SINGLE_TLV("DRC Startup Volume", WM8903_DRC_0, 6, 18, 0, drc_tlv_startup),
712
713 SOC_DOUBLE_R_TLV("Digital Capture Volume", WM8903_ADC_DIGITAL_VOLUME_LEFT,
714 WM8903_ADC_DIGITAL_VOLUME_RIGHT, 1, 96, 0, digital_tlv),
715 SOC_ENUM("ADC Companding Mode", adc_companding),
716 SOC_SINGLE("ADC Companding Switch", WM8903_AUDIO_INTERFACE_0, 3, 1, 0),
717
718 SOC_DOUBLE_TLV("Digital Sidetone Volume", WM8903_DAC_DIGITAL_0, 4, 8,
719 12, 0, digital_sidetone_tlv),
720
721 /* DAC */
722 SOC_ENUM("DAC OSR", dac_osr),
723 SOC_DOUBLE_R_TLV("Digital Playback Volume", WM8903_DAC_DIGITAL_VOLUME_LEFT,
724 WM8903_DAC_DIGITAL_VOLUME_RIGHT, 1, 120, 0, digital_tlv),
725 SOC_ENUM("DAC Soft Mute Rate", soft_mute),
726 SOC_ENUM("DAC Mute Mode", mute_mode),
727 SOC_SINGLE("DAC Mono Switch", WM8903_DAC_DIGITAL_1, 12, 1, 0),
728 SOC_ENUM("DAC Companding Mode", dac_companding),
729 SOC_SINGLE("DAC Companding Switch", WM8903_AUDIO_INTERFACE_0, 1, 1, 0),
730 SOC_SINGLE_BOOL_EXT("Playback Deemphasis Switch", 0,
731 wm8903_get_deemph, wm8903_put_deemph),
732
733 /* Headphones */
734 SOC_DOUBLE_R("Headphone Switch",
735 WM8903_ANALOGUE_OUT1_LEFT, WM8903_ANALOGUE_OUT1_RIGHT,
736 8, 1, 1),
737 SOC_DOUBLE_R("Headphone ZC Switch",
738 WM8903_ANALOGUE_OUT1_LEFT, WM8903_ANALOGUE_OUT1_RIGHT,
739 6, 1, 0),
740 SOC_DOUBLE_R_TLV("Headphone Volume",
741 WM8903_ANALOGUE_OUT1_LEFT, WM8903_ANALOGUE_OUT1_RIGHT,
742 0, 63, 0, out_tlv),
743
744 /* Line out */
745 SOC_DOUBLE_R("Line Out Switch",
746 WM8903_ANALOGUE_OUT2_LEFT, WM8903_ANALOGUE_OUT2_RIGHT,
747 8, 1, 1),
748 SOC_DOUBLE_R("Line Out ZC Switch",
749 WM8903_ANALOGUE_OUT2_LEFT, WM8903_ANALOGUE_OUT2_RIGHT,
750 6, 1, 0),
751 SOC_DOUBLE_R_TLV("Line Out Volume",
752 WM8903_ANALOGUE_OUT2_LEFT, WM8903_ANALOGUE_OUT2_RIGHT,
753 0, 63, 0, out_tlv),
754
755 /* Speaker */
756 SOC_DOUBLE_R("Speaker Switch",
757 WM8903_ANALOGUE_OUT3_LEFT, WM8903_ANALOGUE_OUT3_RIGHT, 8, 1, 1),
758 SOC_DOUBLE_R("Speaker ZC Switch",
759 WM8903_ANALOGUE_OUT3_LEFT, WM8903_ANALOGUE_OUT3_RIGHT, 6, 1, 0),
760 SOC_DOUBLE_R_TLV("Speaker Volume",
761 WM8903_ANALOGUE_OUT3_LEFT, WM8903_ANALOGUE_OUT3_RIGHT,
762 0, 63, 0, out_tlv),
763 };
764
765 static const struct snd_kcontrol_new linput_mode_mux =
766 SOC_DAPM_ENUM("Left Input Mode Mux", linput_mode_enum);
767
768 static const struct snd_kcontrol_new rinput_mode_mux =
769 SOC_DAPM_ENUM("Right Input Mode Mux", rinput_mode_enum);
770
771 static const struct snd_kcontrol_new linput_mux =
772 SOC_DAPM_ENUM("Left Input Mux", linput_enum);
773
774 static const struct snd_kcontrol_new linput_inv_mux =
775 SOC_DAPM_ENUM("Left Inverting Input Mux", linput_inv_enum);
776
777 static const struct snd_kcontrol_new rinput_mux =
778 SOC_DAPM_ENUM("Right Input Mux", rinput_enum);
779
780 static const struct snd_kcontrol_new rinput_inv_mux =
781 SOC_DAPM_ENUM("Right Inverting Input Mux", rinput_inv_enum);
782
783 static const struct snd_kcontrol_new lsidetone_mux =
784 SOC_DAPM_ENUM("DACL Sidetone Mux", lsidetone_enum);
785
786 static const struct snd_kcontrol_new rsidetone_mux =
787 SOC_DAPM_ENUM("DACR Sidetone Mux", rsidetone_enum);
788
789 static const struct snd_kcontrol_new left_output_mixer[] = {
790 SOC_DAPM_SINGLE("DACL Switch", WM8903_ANALOGUE_LEFT_MIX_0, 3, 1, 0),
791 SOC_DAPM_SINGLE("DACR Switch", WM8903_ANALOGUE_LEFT_MIX_0, 2, 1, 0),
792 SOC_DAPM_SINGLE_W("Left Bypass Switch", WM8903_ANALOGUE_LEFT_MIX_0, 1, 1, 0),
793 SOC_DAPM_SINGLE_W("Right Bypass Switch", WM8903_ANALOGUE_LEFT_MIX_0, 0, 1, 0),
794 };
795
796 static const struct snd_kcontrol_new right_output_mixer[] = {
797 SOC_DAPM_SINGLE("DACL Switch", WM8903_ANALOGUE_RIGHT_MIX_0, 3, 1, 0),
798 SOC_DAPM_SINGLE("DACR Switch", WM8903_ANALOGUE_RIGHT_MIX_0, 2, 1, 0),
799 SOC_DAPM_SINGLE_W("Left Bypass Switch", WM8903_ANALOGUE_RIGHT_MIX_0, 1, 1, 0),
800 SOC_DAPM_SINGLE_W("Right Bypass Switch", WM8903_ANALOGUE_RIGHT_MIX_0, 0, 1, 0),
801 };
802
803 static const struct snd_kcontrol_new left_speaker_mixer[] = {
804 SOC_DAPM_SINGLE("DACL Switch", WM8903_ANALOGUE_SPK_MIX_LEFT_0, 3, 1, 0),
805 SOC_DAPM_SINGLE("DACR Switch", WM8903_ANALOGUE_SPK_MIX_LEFT_0, 2, 1, 0),
806 SOC_DAPM_SINGLE("Left Bypass Switch", WM8903_ANALOGUE_SPK_MIX_LEFT_0, 1, 1, 0),
807 SOC_DAPM_SINGLE("Right Bypass Switch", WM8903_ANALOGUE_SPK_MIX_LEFT_0,
808 0, 1, 0),
809 };
810
811 static const struct snd_kcontrol_new right_speaker_mixer[] = {
812 SOC_DAPM_SINGLE("DACL Switch", WM8903_ANALOGUE_SPK_MIX_RIGHT_0, 3, 1, 0),
813 SOC_DAPM_SINGLE("DACR Switch", WM8903_ANALOGUE_SPK_MIX_RIGHT_0, 2, 1, 0),
814 SOC_DAPM_SINGLE("Left Bypass Switch", WM8903_ANALOGUE_SPK_MIX_RIGHT_0,
815 1, 1, 0),
816 SOC_DAPM_SINGLE("Right Bypass Switch", WM8903_ANALOGUE_SPK_MIX_RIGHT_0,
817 0, 1, 0),
818 };
819
820 static const struct snd_soc_dapm_widget wm8903_dapm_widgets[] = {
821 SND_SOC_DAPM_INPUT("IN1L"),
822 SND_SOC_DAPM_INPUT("IN1R"),
823 SND_SOC_DAPM_INPUT("IN2L"),
824 SND_SOC_DAPM_INPUT("IN2R"),
825 SND_SOC_DAPM_INPUT("IN3L"),
826 SND_SOC_DAPM_INPUT("IN3R"),
827
828 SND_SOC_DAPM_OUTPUT("HPOUTL"),
829 SND_SOC_DAPM_OUTPUT("HPOUTR"),
830 SND_SOC_DAPM_OUTPUT("LINEOUTL"),
831 SND_SOC_DAPM_OUTPUT("LINEOUTR"),
832 SND_SOC_DAPM_OUTPUT("LOP"),
833 SND_SOC_DAPM_OUTPUT("LON"),
834 SND_SOC_DAPM_OUTPUT("ROP"),
835 SND_SOC_DAPM_OUTPUT("RON"),
836
837 SND_SOC_DAPM_MICBIAS("Mic Bias", WM8903_MIC_BIAS_CONTROL_0, 0, 0),
838
839 SND_SOC_DAPM_MUX("Left Input Mux", SND_SOC_NOPM, 0, 0, &linput_mux),
840 SND_SOC_DAPM_MUX("Left Input Inverting Mux", SND_SOC_NOPM, 0, 0,
841 &linput_inv_mux),
842 SND_SOC_DAPM_MUX("Left Input Mode Mux", SND_SOC_NOPM, 0, 0, &linput_mode_mux),
843
844 SND_SOC_DAPM_MUX("Right Input Mux", SND_SOC_NOPM, 0, 0, &rinput_mux),
845 SND_SOC_DAPM_MUX("Right Input Inverting Mux", SND_SOC_NOPM, 0, 0,
846 &rinput_inv_mux),
847 SND_SOC_DAPM_MUX("Right Input Mode Mux", SND_SOC_NOPM, 0, 0, &rinput_mode_mux),
848
849 SND_SOC_DAPM_PGA("Left Input PGA", WM8903_POWER_MANAGEMENT_0, 1, 0, NULL, 0),
850 SND_SOC_DAPM_PGA("Right Input PGA", WM8903_POWER_MANAGEMENT_0, 0, 0, NULL, 0),
851
852 SND_SOC_DAPM_ADC("ADCL", "Left HiFi Capture", WM8903_POWER_MANAGEMENT_6, 1, 0),
853 SND_SOC_DAPM_ADC("ADCR", "Right HiFi Capture", WM8903_POWER_MANAGEMENT_6, 0, 0),
854
855 SND_SOC_DAPM_MUX("DACL Sidetone", SND_SOC_NOPM, 0, 0, &lsidetone_mux),
856 SND_SOC_DAPM_MUX("DACR Sidetone", SND_SOC_NOPM, 0, 0, &rsidetone_mux),
857
858 SND_SOC_DAPM_DAC("DACL", "Left Playback", WM8903_POWER_MANAGEMENT_6, 3, 0),
859 SND_SOC_DAPM_DAC("DACR", "Right Playback", WM8903_POWER_MANAGEMENT_6, 2, 0),
860
861 SND_SOC_DAPM_MIXER("Left Output Mixer", WM8903_POWER_MANAGEMENT_1, 1, 0,
862 left_output_mixer, ARRAY_SIZE(left_output_mixer)),
863 SND_SOC_DAPM_MIXER("Right Output Mixer", WM8903_POWER_MANAGEMENT_1, 0, 0,
864 right_output_mixer, ARRAY_SIZE(right_output_mixer)),
865
866 SND_SOC_DAPM_MIXER("Left Speaker Mixer", WM8903_POWER_MANAGEMENT_4, 1, 0,
867 left_speaker_mixer, ARRAY_SIZE(left_speaker_mixer)),
868 SND_SOC_DAPM_MIXER("Right Speaker Mixer", WM8903_POWER_MANAGEMENT_4, 0, 0,
869 right_speaker_mixer, ARRAY_SIZE(right_speaker_mixer)),
870
871 SND_SOC_DAPM_PGA_E("Left Headphone Output PGA", WM8903_POWER_MANAGEMENT_2,
872 1, 0, NULL, 0, wm8903_output_event,
873 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
874 SND_SOC_DAPM_PRE_PMD),
875 SND_SOC_DAPM_PGA_E("Right Headphone Output PGA", WM8903_POWER_MANAGEMENT_2,
876 0, 0, NULL, 0, wm8903_output_event,
877 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
878 SND_SOC_DAPM_PRE_PMD),
879
880 SND_SOC_DAPM_PGA_E("Left Line Output PGA", WM8903_POWER_MANAGEMENT_3, 1, 0,
881 NULL, 0, wm8903_output_event,
882 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
883 SND_SOC_DAPM_PRE_PMD),
884 SND_SOC_DAPM_PGA_E("Right Line Output PGA", WM8903_POWER_MANAGEMENT_3, 0, 0,
885 NULL, 0, wm8903_output_event,
886 SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
887 SND_SOC_DAPM_PRE_PMD),
888
889 SND_SOC_DAPM_PGA("Left Speaker PGA", WM8903_POWER_MANAGEMENT_5, 1, 0,
890 NULL, 0),
891 SND_SOC_DAPM_PGA("Right Speaker PGA", WM8903_POWER_MANAGEMENT_5, 0, 0,
892 NULL, 0),
893
894 SND_SOC_DAPM_SUPPLY("Charge Pump", WM8903_CHARGE_PUMP_0, 0, 0,
895 wm8903_cp_event, SND_SOC_DAPM_POST_PMU),
896 SND_SOC_DAPM_SUPPLY("CLK_DSP", WM8903_CLOCK_RATES_2, 1, 0, NULL, 0),
897 };
898
899 static const struct snd_soc_dapm_route intercon[] = {
900
901 { "Left Input Mux", "IN1L", "IN1L" },
902 { "Left Input Mux", "IN2L", "IN2L" },
903 { "Left Input Mux", "IN3L", "IN3L" },
904
905 { "Left Input Inverting Mux", "IN1L", "IN1L" },
906 { "Left Input Inverting Mux", "IN2L", "IN2L" },
907 { "Left Input Inverting Mux", "IN3L", "IN3L" },
908
909 { "Right Input Mux", "IN1R", "IN1R" },
910 { "Right Input Mux", "IN2R", "IN2R" },
911 { "Right Input Mux", "IN3R", "IN3R" },
912
913 { "Right Input Inverting Mux", "IN1R", "IN1R" },
914 { "Right Input Inverting Mux", "IN2R", "IN2R" },
915 { "Right Input Inverting Mux", "IN3R", "IN3R" },
916
917 { "Left Input Mode Mux", "Single-Ended", "Left Input Inverting Mux" },
918 { "Left Input Mode Mux", "Differential Line",
919 "Left Input Mux" },
920 { "Left Input Mode Mux", "Differential Line",
921 "Left Input Inverting Mux" },
922 { "Left Input Mode Mux", "Differential Mic",
923 "Left Input Mux" },
924 { "Left Input Mode Mux", "Differential Mic",
925 "Left Input Inverting Mux" },
926
927 { "Right Input Mode Mux", "Single-Ended",
928 "Right Input Inverting Mux" },
929 { "Right Input Mode Mux", "Differential Line",
930 "Right Input Mux" },
931 { "Right Input Mode Mux", "Differential Line",
932 "Right Input Inverting Mux" },
933 { "Right Input Mode Mux", "Differential Mic",
934 "Right Input Mux" },
935 { "Right Input Mode Mux", "Differential Mic",
936 "Right Input Inverting Mux" },
937
938 { "Left Input PGA", NULL, "Left Input Mode Mux" },
939 { "Right Input PGA", NULL, "Right Input Mode Mux" },
940
941 { "ADCL", NULL, "Left Input PGA" },
942 { "ADCL", NULL, "CLK_DSP" },
943 { "ADCR", NULL, "Right Input PGA" },
944 { "ADCR", NULL, "CLK_DSP" },
945
946 { "DACL Sidetone", "Left", "ADCL" },
947 { "DACL Sidetone", "Right", "ADCR" },
948 { "DACR Sidetone", "Left", "ADCL" },
949 { "DACR Sidetone", "Right", "ADCR" },
950
951 { "DACL", NULL, "DACL Sidetone" },
952 { "DACL", NULL, "CLK_DSP" },
953 { "DACR", NULL, "DACR Sidetone" },
954 { "DACR", NULL, "CLK_DSP" },
955
956 { "Left Output Mixer", "Left Bypass Switch", "Left Input PGA" },
957 { "Left Output Mixer", "Right Bypass Switch", "Right Input PGA" },
958 { "Left Output Mixer", "DACL Switch", "DACL" },
959 { "Left Output Mixer", "DACR Switch", "DACR" },
960
961 { "Right Output Mixer", "Left Bypass Switch", "Left Input PGA" },
962 { "Right Output Mixer", "Right Bypass Switch", "Right Input PGA" },
963 { "Right Output Mixer", "DACL Switch", "DACL" },
964 { "Right Output Mixer", "DACR Switch", "DACR" },
965
966 { "Left Speaker Mixer", "Left Bypass Switch", "Left Input PGA" },
967 { "Left Speaker Mixer", "Right Bypass Switch", "Right Input PGA" },
968 { "Left Speaker Mixer", "DACL Switch", "DACL" },
969 { "Left Speaker Mixer", "DACR Switch", "DACR" },
970
971 { "Right Speaker Mixer", "Left Bypass Switch", "Left Input PGA" },
972 { "Right Speaker Mixer", "Right Bypass Switch", "Right Input PGA" },
973 { "Right Speaker Mixer", "DACL Switch", "DACL" },
974 { "Right Speaker Mixer", "DACR Switch", "DACR" },
975
976 { "Left Line Output PGA", NULL, "Left Output Mixer" },
977 { "Right Line Output PGA", NULL, "Right Output Mixer" },
978
979 { "Left Headphone Output PGA", NULL, "Left Output Mixer" },
980 { "Right Headphone Output PGA", NULL, "Right Output Mixer" },
981
982 { "Left Speaker PGA", NULL, "Left Speaker Mixer" },
983 { "Right Speaker PGA", NULL, "Right Speaker Mixer" },
984
985 { "HPOUTL", NULL, "Left Headphone Output PGA" },
986 { "HPOUTR", NULL, "Right Headphone Output PGA" },
987
988 { "LINEOUTL", NULL, "Left Line Output PGA" },
989 { "LINEOUTR", NULL, "Right Line Output PGA" },
990
991 { "LOP", NULL, "Left Speaker PGA" },
992 { "LON", NULL, "Left Speaker PGA" },
993
994 { "ROP", NULL, "Right Speaker PGA" },
995 { "RON", NULL, "Right Speaker PGA" },
996
997 { "Left Headphone Output PGA", NULL, "Charge Pump" },
998 { "Right Headphone Output PGA", NULL, "Charge Pump" },
999 { "Left Line Output PGA", NULL, "Charge Pump" },
1000 { "Right Line Output PGA", NULL, "Charge Pump" },
1001 };
1002
1003 static int wm8903_add_widgets(struct snd_soc_codec *codec)
1004 {
1005 struct snd_soc_dapm_context *dapm = &codec->dapm;
1006
1007 snd_soc_dapm_new_controls(dapm, wm8903_dapm_widgets,
1008 ARRAY_SIZE(wm8903_dapm_widgets));
1009 snd_soc_dapm_add_routes(dapm, intercon, ARRAY_SIZE(intercon));
1010
1011 return 0;
1012 }
1013
1014 static int wm8903_set_bias_level(struct snd_soc_codec *codec,
1015 enum snd_soc_bias_level level)
1016 {
1017 u16 reg;
1018
1019 switch (level) {
1020 case SND_SOC_BIAS_ON:
1021 case SND_SOC_BIAS_PREPARE:
1022 reg = snd_soc_read(codec, WM8903_VMID_CONTROL_0);
1023 reg &= ~(WM8903_VMID_RES_MASK);
1024 reg |= WM8903_VMID_RES_50K;
1025 snd_soc_write(codec, WM8903_VMID_CONTROL_0, reg);
1026 break;
1027
1028 case SND_SOC_BIAS_STANDBY:
1029 if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
1030 snd_soc_write(codec, WM8903_CLOCK_RATES_2,
1031 WM8903_CLK_SYS_ENA);
1032
1033 /* Change DC servo dither level in startup sequence */
1034 snd_soc_write(codec, WM8903_WRITE_SEQUENCER_0, 0x11);
1035 snd_soc_write(codec, WM8903_WRITE_SEQUENCER_1, 0x1257);
1036 snd_soc_write(codec, WM8903_WRITE_SEQUENCER_2, 0x2);
1037
1038 wm8903_run_sequence(codec, 0);
1039 wm8903_sync_reg_cache(codec, codec->reg_cache);
1040
1041 /* By default no bypass paths are enabled so
1042 * enable Class W support.
1043 */
1044 dev_dbg(codec->dev, "Enabling Class W\n");
1045 snd_soc_update_bits(codec, WM8903_CLASS_W_0,
1046 WM8903_CP_DYN_FREQ |
1047 WM8903_CP_DYN_V,
1048 WM8903_CP_DYN_FREQ |
1049 WM8903_CP_DYN_V);
1050 }
1051
1052 reg = snd_soc_read(codec, WM8903_VMID_CONTROL_0);
1053 reg &= ~(WM8903_VMID_RES_MASK);
1054 reg |= WM8903_VMID_RES_250K;
1055 snd_soc_write(codec, WM8903_VMID_CONTROL_0, reg);
1056 break;
1057
1058 case SND_SOC_BIAS_OFF:
1059 wm8903_run_sequence(codec, 32);
1060 reg = snd_soc_read(codec, WM8903_CLOCK_RATES_2);
1061 reg &= ~WM8903_CLK_SYS_ENA;
1062 snd_soc_write(codec, WM8903_CLOCK_RATES_2, reg);
1063 break;
1064 }
1065
1066 codec->dapm.bias_level = level;
1067
1068 return 0;
1069 }
1070
1071 static int wm8903_set_dai_sysclk(struct snd_soc_dai *codec_dai,
1072 int clk_id, unsigned int freq, int dir)
1073 {
1074 struct snd_soc_codec *codec = codec_dai->codec;
1075 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
1076
1077 wm8903->sysclk = freq;
1078
1079 return 0;
1080 }
1081
1082 static int wm8903_set_dai_fmt(struct snd_soc_dai *codec_dai,
1083 unsigned int fmt)
1084 {
1085 struct snd_soc_codec *codec = codec_dai->codec;
1086 u16 aif1 = snd_soc_read(codec, WM8903_AUDIO_INTERFACE_1);
1087
1088 aif1 &= ~(WM8903_LRCLK_DIR | WM8903_BCLK_DIR | WM8903_AIF_FMT_MASK |
1089 WM8903_AIF_LRCLK_INV | WM8903_AIF_BCLK_INV);
1090
1091 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
1092 case SND_SOC_DAIFMT_CBS_CFS:
1093 break;
1094 case SND_SOC_DAIFMT_CBS_CFM:
1095 aif1 |= WM8903_LRCLK_DIR;
1096 break;
1097 case SND_SOC_DAIFMT_CBM_CFM:
1098 aif1 |= WM8903_LRCLK_DIR | WM8903_BCLK_DIR;
1099 break;
1100 case SND_SOC_DAIFMT_CBM_CFS:
1101 aif1 |= WM8903_BCLK_DIR;
1102 break;
1103 default:
1104 return -EINVAL;
1105 }
1106
1107 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1108 case SND_SOC_DAIFMT_DSP_A:
1109 aif1 |= 0x3;
1110 break;
1111 case SND_SOC_DAIFMT_DSP_B:
1112 aif1 |= 0x3 | WM8903_AIF_LRCLK_INV;
1113 break;
1114 case SND_SOC_DAIFMT_I2S:
1115 aif1 |= 0x2;
1116 break;
1117 case SND_SOC_DAIFMT_RIGHT_J:
1118 aif1 |= 0x1;
1119 break;
1120 case SND_SOC_DAIFMT_LEFT_J:
1121 break;
1122 default:
1123 return -EINVAL;
1124 }
1125
1126 /* Clock inversion */
1127 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
1128 case SND_SOC_DAIFMT_DSP_A:
1129 case SND_SOC_DAIFMT_DSP_B:
1130 /* frame inversion not valid for DSP modes */
1131 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1132 case SND_SOC_DAIFMT_NB_NF:
1133 break;
1134 case SND_SOC_DAIFMT_IB_NF:
1135 aif1 |= WM8903_AIF_BCLK_INV;
1136 break;
1137 default:
1138 return -EINVAL;
1139 }
1140 break;
1141 case SND_SOC_DAIFMT_I2S:
1142 case SND_SOC_DAIFMT_RIGHT_J:
1143 case SND_SOC_DAIFMT_LEFT_J:
1144 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
1145 case SND_SOC_DAIFMT_NB_NF:
1146 break;
1147 case SND_SOC_DAIFMT_IB_IF:
1148 aif1 |= WM8903_AIF_BCLK_INV | WM8903_AIF_LRCLK_INV;
1149 break;
1150 case SND_SOC_DAIFMT_IB_NF:
1151 aif1 |= WM8903_AIF_BCLK_INV;
1152 break;
1153 case SND_SOC_DAIFMT_NB_IF:
1154 aif1 |= WM8903_AIF_LRCLK_INV;
1155 break;
1156 default:
1157 return -EINVAL;
1158 }
1159 break;
1160 default:
1161 return -EINVAL;
1162 }
1163
1164 snd_soc_write(codec, WM8903_AUDIO_INTERFACE_1, aif1);
1165
1166 return 0;
1167 }
1168
1169 static int wm8903_digital_mute(struct snd_soc_dai *codec_dai, int mute)
1170 {
1171 struct snd_soc_codec *codec = codec_dai->codec;
1172 u16 reg;
1173
1174 reg = snd_soc_read(codec, WM8903_DAC_DIGITAL_1);
1175
1176 if (mute)
1177 reg |= WM8903_DAC_MUTE;
1178 else
1179 reg &= ~WM8903_DAC_MUTE;
1180
1181 snd_soc_write(codec, WM8903_DAC_DIGITAL_1, reg);
1182
1183 return 0;
1184 }
1185
1186 /* Lookup table for CLK_SYS/fs ratio. 256fs or more is recommended
1187 * for optimal performance so we list the lower rates first and match
1188 * on the last match we find. */
1189 static struct {
1190 int div;
1191 int rate;
1192 int mode;
1193 int mclk_div;
1194 } clk_sys_ratios[] = {
1195 { 64, 0x0, 0x0, 1 },
1196 { 68, 0x0, 0x1, 1 },
1197 { 125, 0x0, 0x2, 1 },
1198 { 128, 0x1, 0x0, 1 },
1199 { 136, 0x1, 0x1, 1 },
1200 { 192, 0x2, 0x0, 1 },
1201 { 204, 0x2, 0x1, 1 },
1202
1203 { 64, 0x0, 0x0, 2 },
1204 { 68, 0x0, 0x1, 2 },
1205 { 125, 0x0, 0x2, 2 },
1206 { 128, 0x1, 0x0, 2 },
1207 { 136, 0x1, 0x1, 2 },
1208 { 192, 0x2, 0x0, 2 },
1209 { 204, 0x2, 0x1, 2 },
1210
1211 { 250, 0x2, 0x2, 1 },
1212 { 256, 0x3, 0x0, 1 },
1213 { 272, 0x3, 0x1, 1 },
1214 { 384, 0x4, 0x0, 1 },
1215 { 408, 0x4, 0x1, 1 },
1216 { 375, 0x4, 0x2, 1 },
1217 { 512, 0x5, 0x0, 1 },
1218 { 544, 0x5, 0x1, 1 },
1219 { 500, 0x5, 0x2, 1 },
1220 { 768, 0x6, 0x0, 1 },
1221 { 816, 0x6, 0x1, 1 },
1222 { 750, 0x6, 0x2, 1 },
1223 { 1024, 0x7, 0x0, 1 },
1224 { 1088, 0x7, 0x1, 1 },
1225 { 1000, 0x7, 0x2, 1 },
1226 { 1408, 0x8, 0x0, 1 },
1227 { 1496, 0x8, 0x1, 1 },
1228 { 1536, 0x9, 0x0, 1 },
1229 { 1632, 0x9, 0x1, 1 },
1230 { 1500, 0x9, 0x2, 1 },
1231
1232 { 250, 0x2, 0x2, 2 },
1233 { 256, 0x3, 0x0, 2 },
1234 { 272, 0x3, 0x1, 2 },
1235 { 384, 0x4, 0x0, 2 },
1236 { 408, 0x4, 0x1, 2 },
1237 { 375, 0x4, 0x2, 2 },
1238 { 512, 0x5, 0x0, 2 },
1239 { 544, 0x5, 0x1, 2 },
1240 { 500, 0x5, 0x2, 2 },
1241 { 768, 0x6, 0x0, 2 },
1242 { 816, 0x6, 0x1, 2 },
1243 { 750, 0x6, 0x2, 2 },
1244 { 1024, 0x7, 0x0, 2 },
1245 { 1088, 0x7, 0x1, 2 },
1246 { 1000, 0x7, 0x2, 2 },
1247 { 1408, 0x8, 0x0, 2 },
1248 { 1496, 0x8, 0x1, 2 },
1249 { 1536, 0x9, 0x0, 2 },
1250 { 1632, 0x9, 0x1, 2 },
1251 { 1500, 0x9, 0x2, 2 },
1252 };
1253
1254 /* CLK_SYS/BCLK ratios - multiplied by 10 due to .5s */
1255 static struct {
1256 int ratio;
1257 int div;
1258 } bclk_divs[] = {
1259 { 10, 0 },
1260 { 20, 2 },
1261 { 30, 3 },
1262 { 40, 4 },
1263 { 50, 5 },
1264 { 60, 7 },
1265 { 80, 8 },
1266 { 100, 9 },
1267 { 120, 11 },
1268 { 160, 12 },
1269 { 200, 13 },
1270 { 220, 14 },
1271 { 240, 15 },
1272 { 300, 17 },
1273 { 320, 18 },
1274 { 440, 19 },
1275 { 480, 20 },
1276 };
1277
1278 /* Sample rates for DSP */
1279 static struct {
1280 int rate;
1281 int value;
1282 } sample_rates[] = {
1283 { 8000, 0 },
1284 { 11025, 1 },
1285 { 12000, 2 },
1286 { 16000, 3 },
1287 { 22050, 4 },
1288 { 24000, 5 },
1289 { 32000, 6 },
1290 { 44100, 7 },
1291 { 48000, 8 },
1292 { 88200, 9 },
1293 { 96000, 10 },
1294 { 0, 0 },
1295 };
1296
1297 static int wm8903_hw_params(struct snd_pcm_substream *substream,
1298 struct snd_pcm_hw_params *params,
1299 struct snd_soc_dai *dai)
1300 {
1301 struct snd_soc_pcm_runtime *rtd = substream->private_data;
1302 struct snd_soc_codec *codec =rtd->codec;
1303 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
1304 int fs = params_rate(params);
1305 int bclk;
1306 int bclk_div;
1307 int i;
1308 int dsp_config;
1309 int clk_config;
1310 int best_val;
1311 int cur_val;
1312 int clk_sys;
1313
1314 u16 aif1 = snd_soc_read(codec, WM8903_AUDIO_INTERFACE_1);
1315 u16 aif2 = snd_soc_read(codec, WM8903_AUDIO_INTERFACE_2);
1316 u16 aif3 = snd_soc_read(codec, WM8903_AUDIO_INTERFACE_3);
1317 u16 clock0 = snd_soc_read(codec, WM8903_CLOCK_RATES_0);
1318 u16 clock1 = snd_soc_read(codec, WM8903_CLOCK_RATES_1);
1319 u16 dac_digital1 = snd_soc_read(codec, WM8903_DAC_DIGITAL_1);
1320
1321 /* Enable sloping stopband filter for low sample rates */
1322 if (fs <= 24000)
1323 dac_digital1 |= WM8903_DAC_SB_FILT;
1324 else
1325 dac_digital1 &= ~WM8903_DAC_SB_FILT;
1326
1327 /* Configure sample rate logic for DSP - choose nearest rate */
1328 dsp_config = 0;
1329 best_val = abs(sample_rates[dsp_config].rate - fs);
1330 for (i = 1; i < ARRAY_SIZE(sample_rates); i++) {
1331 cur_val = abs(sample_rates[i].rate - fs);
1332 if (cur_val <= best_val) {
1333 dsp_config = i;
1334 best_val = cur_val;
1335 }
1336 }
1337
1338 dev_dbg(codec->dev, "DSP fs = %dHz\n", sample_rates[dsp_config].rate);
1339 clock1 &= ~WM8903_SAMPLE_RATE_MASK;
1340 clock1 |= sample_rates[dsp_config].value;
1341
1342 aif1 &= ~WM8903_AIF_WL_MASK;
1343 bclk = 2 * fs;
1344 switch (params_format(params)) {
1345 case SNDRV_PCM_FORMAT_S16_LE:
1346 bclk *= 16;
1347 break;
1348 case SNDRV_PCM_FORMAT_S20_3LE:
1349 bclk *= 20;
1350 aif1 |= 0x4;
1351 break;
1352 case SNDRV_PCM_FORMAT_S24_LE:
1353 bclk *= 24;
1354 aif1 |= 0x8;
1355 break;
1356 case SNDRV_PCM_FORMAT_S32_LE:
1357 bclk *= 32;
1358 aif1 |= 0xc;
1359 break;
1360 default:
1361 return -EINVAL;
1362 }
1363
1364 dev_dbg(codec->dev, "MCLK = %dHz, target sample rate = %dHz\n",
1365 wm8903->sysclk, fs);
1366
1367 /* We may not have an MCLK which allows us to generate exactly
1368 * the clock we want, particularly with USB derived inputs, so
1369 * approximate.
1370 */
1371 clk_config = 0;
1372 best_val = abs((wm8903->sysclk /
1373 (clk_sys_ratios[0].mclk_div *
1374 clk_sys_ratios[0].div)) - fs);
1375 for (i = 1; i < ARRAY_SIZE(clk_sys_ratios); i++) {
1376 cur_val = abs((wm8903->sysclk /
1377 (clk_sys_ratios[i].mclk_div *
1378 clk_sys_ratios[i].div)) - fs);
1379
1380 if (cur_val <= best_val) {
1381 clk_config = i;
1382 best_val = cur_val;
1383 }
1384 }
1385
1386 if (clk_sys_ratios[clk_config].mclk_div == 2) {
1387 clock0 |= WM8903_MCLKDIV2;
1388 clk_sys = wm8903->sysclk / 2;
1389 } else {
1390 clock0 &= ~WM8903_MCLKDIV2;
1391 clk_sys = wm8903->sysclk;
1392 }
1393
1394 clock1 &= ~(WM8903_CLK_SYS_RATE_MASK |
1395 WM8903_CLK_SYS_MODE_MASK);
1396 clock1 |= clk_sys_ratios[clk_config].rate << WM8903_CLK_SYS_RATE_SHIFT;
1397 clock1 |= clk_sys_ratios[clk_config].mode << WM8903_CLK_SYS_MODE_SHIFT;
1398
1399 dev_dbg(codec->dev, "CLK_SYS_RATE=%x, CLK_SYS_MODE=%x div=%d\n",
1400 clk_sys_ratios[clk_config].rate,
1401 clk_sys_ratios[clk_config].mode,
1402 clk_sys_ratios[clk_config].div);
1403
1404 dev_dbg(codec->dev, "Actual CLK_SYS = %dHz\n", clk_sys);
1405
1406 /* We may not get quite the right frequency if using
1407 * approximate clocks so look for the closest match that is
1408 * higher than the target (we need to ensure that there enough
1409 * BCLKs to clock out the samples).
1410 */
1411 bclk_div = 0;
1412 best_val = ((clk_sys * 10) / bclk_divs[0].ratio) - bclk;
1413 i = 1;
1414 while (i < ARRAY_SIZE(bclk_divs)) {
1415 cur_val = ((clk_sys * 10) / bclk_divs[i].ratio) - bclk;
1416 if (cur_val < 0) /* BCLK table is sorted */
1417 break;
1418 bclk_div = i;
1419 best_val = cur_val;
1420 i++;
1421 }
1422
1423 aif2 &= ~WM8903_BCLK_DIV_MASK;
1424 aif3 &= ~WM8903_LRCLK_RATE_MASK;
1425
1426 dev_dbg(codec->dev, "BCLK ratio %d for %dHz - actual BCLK = %dHz\n",
1427 bclk_divs[bclk_div].ratio / 10, bclk,
1428 (clk_sys * 10) / bclk_divs[bclk_div].ratio);
1429
1430 aif2 |= bclk_divs[bclk_div].div;
1431 aif3 |= bclk / fs;
1432
1433 wm8903->fs = params_rate(params);
1434 wm8903_set_deemph(codec);
1435
1436 snd_soc_write(codec, WM8903_CLOCK_RATES_0, clock0);
1437 snd_soc_write(codec, WM8903_CLOCK_RATES_1, clock1);
1438 snd_soc_write(codec, WM8903_AUDIO_INTERFACE_1, aif1);
1439 snd_soc_write(codec, WM8903_AUDIO_INTERFACE_2, aif2);
1440 snd_soc_write(codec, WM8903_AUDIO_INTERFACE_3, aif3);
1441 snd_soc_write(codec, WM8903_DAC_DIGITAL_1, dac_digital1);
1442
1443 return 0;
1444 }
1445
1446 /**
1447 * wm8903_mic_detect - Enable microphone detection via the WM8903 IRQ
1448 *
1449 * @codec: WM8903 codec
1450 * @jack: jack to report detection events on
1451 * @det: value to report for presence detection
1452 * @shrt: value to report for short detection
1453 *
1454 * Enable microphone detection via IRQ on the WM8903. If GPIOs are
1455 * being used to bring out signals to the processor then only platform
1456 * data configuration is needed for WM8903 and processor GPIOs should
1457 * be configured using snd_soc_jack_add_gpios() instead.
1458 *
1459 * The current threasholds for detection should be configured using
1460 * micdet_cfg in the platform data. Using this function will force on
1461 * the microphone bias for the device.
1462 */
1463 int wm8903_mic_detect(struct snd_soc_codec *codec, struct snd_soc_jack *jack,
1464 int det, int shrt)
1465 {
1466 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
1467 int irq_mask = WM8903_MICDET_EINT | WM8903_MICSHRT_EINT;
1468
1469 dev_dbg(codec->dev, "Enabling microphone detection: %x %x\n",
1470 det, shrt);
1471
1472 /* Store the configuration */
1473 wm8903->mic_jack = jack;
1474 wm8903->mic_det = det;
1475 wm8903->mic_short = shrt;
1476
1477 /* Enable interrupts we've got a report configured for */
1478 if (det)
1479 irq_mask &= ~WM8903_MICDET_EINT;
1480 if (shrt)
1481 irq_mask &= ~WM8903_MICSHRT_EINT;
1482
1483 snd_soc_update_bits(codec, WM8903_INTERRUPT_STATUS_1_MASK,
1484 WM8903_MICDET_EINT | WM8903_MICSHRT_EINT,
1485 irq_mask);
1486
1487 if (det && shrt) {
1488 /* Enable mic detection, this may not have been set through
1489 * platform data (eg, if the defaults are OK). */
1490 snd_soc_update_bits(codec, WM8903_WRITE_SEQUENCER_0,
1491 WM8903_WSEQ_ENA, WM8903_WSEQ_ENA);
1492 snd_soc_update_bits(codec, WM8903_MIC_BIAS_CONTROL_0,
1493 WM8903_MICDET_ENA, WM8903_MICDET_ENA);
1494 } else {
1495 snd_soc_update_bits(codec, WM8903_MIC_BIAS_CONTROL_0,
1496 WM8903_MICDET_ENA, 0);
1497 }
1498
1499 return 0;
1500 }
1501 EXPORT_SYMBOL_GPL(wm8903_mic_detect);
1502
1503 static irqreturn_t wm8903_irq(int irq, void *data)
1504 {
1505 struct snd_soc_codec *codec = data;
1506 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
1507 int mic_report;
1508 int int_pol;
1509 int int_val = 0;
1510 int mask = ~snd_soc_read(codec, WM8903_INTERRUPT_STATUS_1_MASK);
1511
1512 int_val = snd_soc_read(codec, WM8903_INTERRUPT_STATUS_1) & mask;
1513
1514 if (int_val & WM8903_WSEQ_BUSY_EINT) {
1515 dev_dbg(codec->dev, "Write sequencer done\n");
1516 complete(&wm8903->wseq);
1517 }
1518
1519 /*
1520 * The rest is microphone jack detection. We need to manually
1521 * invert the polarity of the interrupt after each event - to
1522 * simplify the code keep track of the last state we reported
1523 * and just invert the relevant bits in both the report and
1524 * the polarity register.
1525 */
1526 mic_report = wm8903->mic_last_report;
1527 int_pol = snd_soc_read(codec, WM8903_INTERRUPT_POLARITY_1);
1528
1529 #ifndef CONFIG_SND_SOC_WM8903_MODULE
1530 if (int_val & (WM8903_MICSHRT_EINT | WM8903_MICDET_EINT))
1531 trace_snd_soc_jack_irq(dev_name(codec->dev));
1532 #endif
1533
1534 if (int_val & WM8903_MICSHRT_EINT) {
1535 dev_dbg(codec->dev, "Microphone short (pol=%x)\n", int_pol);
1536
1537 mic_report ^= wm8903->mic_short;
1538 int_pol ^= WM8903_MICSHRT_INV;
1539 }
1540
1541 if (int_val & WM8903_MICDET_EINT) {
1542 dev_dbg(codec->dev, "Microphone detect (pol=%x)\n", int_pol);
1543
1544 mic_report ^= wm8903->mic_det;
1545 int_pol ^= WM8903_MICDET_INV;
1546
1547 msleep(wm8903->mic_delay);
1548 }
1549
1550 snd_soc_update_bits(codec, WM8903_INTERRUPT_POLARITY_1,
1551 WM8903_MICSHRT_INV | WM8903_MICDET_INV, int_pol);
1552
1553 snd_soc_jack_report(wm8903->mic_jack, mic_report,
1554 wm8903->mic_short | wm8903->mic_det);
1555
1556 wm8903->mic_last_report = mic_report;
1557
1558 return IRQ_HANDLED;
1559 }
1560
1561 #define WM8903_PLAYBACK_RATES (SNDRV_PCM_RATE_8000 |\
1562 SNDRV_PCM_RATE_11025 | \
1563 SNDRV_PCM_RATE_16000 | \
1564 SNDRV_PCM_RATE_22050 | \
1565 SNDRV_PCM_RATE_32000 | \
1566 SNDRV_PCM_RATE_44100 | \
1567 SNDRV_PCM_RATE_48000 | \
1568 SNDRV_PCM_RATE_88200 | \
1569 SNDRV_PCM_RATE_96000)
1570
1571 #define WM8903_CAPTURE_RATES (SNDRV_PCM_RATE_8000 |\
1572 SNDRV_PCM_RATE_11025 | \
1573 SNDRV_PCM_RATE_16000 | \
1574 SNDRV_PCM_RATE_22050 | \
1575 SNDRV_PCM_RATE_32000 | \
1576 SNDRV_PCM_RATE_44100 | \
1577 SNDRV_PCM_RATE_48000)
1578
1579 #define WM8903_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
1580 SNDRV_PCM_FMTBIT_S20_3LE |\
1581 SNDRV_PCM_FMTBIT_S24_LE)
1582
1583 static struct snd_soc_dai_ops wm8903_dai_ops = {
1584 .hw_params = wm8903_hw_params,
1585 .digital_mute = wm8903_digital_mute,
1586 .set_fmt = wm8903_set_dai_fmt,
1587 .set_sysclk = wm8903_set_dai_sysclk,
1588 };
1589
1590 static struct snd_soc_dai_driver wm8903_dai = {
1591 .name = "wm8903-hifi",
1592 .playback = {
1593 .stream_name = "Playback",
1594 .channels_min = 2,
1595 .channels_max = 2,
1596 .rates = WM8903_PLAYBACK_RATES,
1597 .formats = WM8903_FORMATS,
1598 },
1599 .capture = {
1600 .stream_name = "Capture",
1601 .channels_min = 2,
1602 .channels_max = 2,
1603 .rates = WM8903_CAPTURE_RATES,
1604 .formats = WM8903_FORMATS,
1605 },
1606 .ops = &wm8903_dai_ops,
1607 .symmetric_rates = 1,
1608 };
1609
1610 static int wm8903_suspend(struct snd_soc_codec *codec, pm_message_t state)
1611 {
1612 wm8903_set_bias_level(codec, SND_SOC_BIAS_OFF);
1613
1614 return 0;
1615 }
1616
1617 static int wm8903_resume(struct snd_soc_codec *codec)
1618 {
1619 int i;
1620 u16 *reg_cache = codec->reg_cache;
1621 u16 *tmp_cache = kmemdup(reg_cache, sizeof(wm8903_reg_defaults),
1622 GFP_KERNEL);
1623
1624 /* Bring the codec back up to standby first to minimise pop/clicks */
1625 wm8903_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1626
1627 /* Sync back everything else */
1628 if (tmp_cache) {
1629 for (i = 2; i < ARRAY_SIZE(wm8903_reg_defaults); i++)
1630 if (tmp_cache[i] != reg_cache[i])
1631 snd_soc_write(codec, i, tmp_cache[i]);
1632 kfree(tmp_cache);
1633 } else {
1634 dev_err(codec->dev, "Failed to allocate temporary cache\n");
1635 }
1636
1637 return 0;
1638 }
1639
1640 static int wm8903_probe(struct snd_soc_codec *codec)
1641 {
1642 struct wm8903_platform_data *pdata = dev_get_platdata(codec->dev);
1643 struct wm8903_priv *wm8903 = snd_soc_codec_get_drvdata(codec);
1644 int ret, i;
1645 int trigger, irq_pol;
1646 u16 val;
1647
1648 init_completion(&wm8903->wseq);
1649
1650 ret = snd_soc_codec_set_cache_io(codec, 8, 16, SND_SOC_I2C);
1651 if (ret != 0) {
1652 dev_err(codec->dev, "Failed to set cache I/O: %d\n", ret);
1653 return ret;
1654 }
1655
1656 val = snd_soc_read(codec, WM8903_SW_RESET_AND_ID);
1657 if (val != wm8903_reg_defaults[WM8903_SW_RESET_AND_ID]) {
1658 dev_err(codec->dev,
1659 "Device with ID register %x is not a WM8903\n", val);
1660 return -ENODEV;
1661 }
1662
1663 val = snd_soc_read(codec, WM8903_REVISION_NUMBER);
1664 dev_info(codec->dev, "WM8903 revision %d\n",
1665 val & WM8903_CHIP_REV_MASK);
1666
1667 wm8903_reset(codec);
1668
1669 /* Set up GPIOs and microphone detection */
1670 if (pdata) {
1671 for (i = 0; i < ARRAY_SIZE(pdata->gpio_cfg); i++) {
1672 if (!pdata->gpio_cfg[i])
1673 continue;
1674
1675 snd_soc_write(codec, WM8903_GPIO_CONTROL_1 + i,
1676 pdata->gpio_cfg[i] & 0xffff);
1677 }
1678
1679 snd_soc_write(codec, WM8903_MIC_BIAS_CONTROL_0,
1680 pdata->micdet_cfg);
1681
1682 /* Microphone detection needs the WSEQ clock */
1683 if (pdata->micdet_cfg)
1684 snd_soc_update_bits(codec, WM8903_WRITE_SEQUENCER_0,
1685 WM8903_WSEQ_ENA, WM8903_WSEQ_ENA);
1686
1687 wm8903->mic_delay = pdata->micdet_delay;
1688 }
1689
1690 if (wm8903->irq) {
1691 if (pdata && pdata->irq_active_low) {
1692 trigger = IRQF_TRIGGER_LOW;
1693 irq_pol = WM8903_IRQ_POL;
1694 } else {
1695 trigger = IRQF_TRIGGER_HIGH;
1696 irq_pol = 0;
1697 }
1698
1699 snd_soc_update_bits(codec, WM8903_INTERRUPT_CONTROL,
1700 WM8903_IRQ_POL, irq_pol);
1701
1702 ret = request_threaded_irq(wm8903->irq, NULL, wm8903_irq,
1703 trigger | IRQF_ONESHOT,
1704 "wm8903", codec);
1705 if (ret != 0) {
1706 dev_err(codec->dev, "Failed to request IRQ: %d\n",
1707 ret);
1708 return ret;
1709 }
1710
1711 /* Enable write sequencer interrupts */
1712 snd_soc_update_bits(codec, WM8903_INTERRUPT_STATUS_1_MASK,
1713 WM8903_IM_WSEQ_BUSY_EINT, 0);
1714 }
1715
1716 /* power on device */
1717 wm8903_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
1718
1719 /* Latch volume update bits */
1720 val = snd_soc_read(codec, WM8903_ADC_DIGITAL_VOLUME_LEFT);
1721 val |= WM8903_ADCVU;
1722 snd_soc_write(codec, WM8903_ADC_DIGITAL_VOLUME_LEFT, val);
1723 snd_soc_write(codec, WM8903_ADC_DIGITAL_VOLUME_RIGHT, val);
1724
1725 val = snd_soc_read(codec, WM8903_DAC_DIGITAL_VOLUME_LEFT);
1726 val |= WM8903_DACVU;
1727 snd_soc_write(codec, WM8903_DAC_DIGITAL_VOLUME_LEFT, val);
1728 snd_soc_write(codec, WM8903_DAC_DIGITAL_VOLUME_RIGHT, val);
1729
1730 val = snd_soc_read(codec, WM8903_ANALOGUE_OUT1_LEFT);
1731 val |= WM8903_HPOUTVU;
1732 snd_soc_write(codec, WM8903_ANALOGUE_OUT1_LEFT, val);
1733 snd_soc_write(codec, WM8903_ANALOGUE_OUT1_RIGHT, val);
1734
1735 val = snd_soc_read(codec, WM8903_ANALOGUE_OUT2_LEFT);
1736 val |= WM8903_LINEOUTVU;
1737 snd_soc_write(codec, WM8903_ANALOGUE_OUT2_LEFT, val);
1738 snd_soc_write(codec, WM8903_ANALOGUE_OUT2_RIGHT, val);
1739
1740 val = snd_soc_read(codec, WM8903_ANALOGUE_OUT3_LEFT);
1741 val |= WM8903_SPKVU;
1742 snd_soc_write(codec, WM8903_ANALOGUE_OUT3_LEFT, val);
1743 snd_soc_write(codec, WM8903_ANALOGUE_OUT3_RIGHT, val);
1744
1745 /* Enable DAC soft mute by default */
1746 val = snd_soc_read(codec, WM8903_DAC_DIGITAL_1);
1747 val |= WM8903_DAC_MUTEMODE;
1748 snd_soc_write(codec, WM8903_DAC_DIGITAL_1, val);
1749
1750 snd_soc_add_controls(codec, wm8903_snd_controls,
1751 ARRAY_SIZE(wm8903_snd_controls));
1752 wm8903_add_widgets(codec);
1753
1754 return ret;
1755 }
1756
1757 /* power down chip */
1758 static int wm8903_remove(struct snd_soc_codec *codec)
1759 {
1760 wm8903_set_bias_level(codec, SND_SOC_BIAS_OFF);
1761 return 0;
1762 }
1763
1764 static struct snd_soc_codec_driver soc_codec_dev_wm8903 = {
1765 .probe = wm8903_probe,
1766 .remove = wm8903_remove,
1767 .suspend = wm8903_suspend,
1768 .resume = wm8903_resume,
1769 .set_bias_level = wm8903_set_bias_level,
1770 .reg_cache_size = ARRAY_SIZE(wm8903_reg_defaults),
1771 .reg_word_size = sizeof(u16),
1772 .reg_cache_default = wm8903_reg_defaults,
1773 .volatile_register = wm8903_volatile_register,
1774 };
1775
1776 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1777 static __devinit int wm8903_i2c_probe(struct i2c_client *i2c,
1778 const struct i2c_device_id *id)
1779 {
1780 struct wm8903_priv *wm8903;
1781 int ret;
1782
1783 wm8903 = kzalloc(sizeof(struct wm8903_priv), GFP_KERNEL);
1784 if (wm8903 == NULL)
1785 return -ENOMEM;
1786
1787 i2c_set_clientdata(i2c, wm8903);
1788 wm8903->irq = i2c->irq;
1789
1790 ret = snd_soc_register_codec(&i2c->dev,
1791 &soc_codec_dev_wm8903, &wm8903_dai, 1);
1792 if (ret < 0)
1793 kfree(wm8903);
1794 return ret;
1795 }
1796
1797 static __devexit int wm8903_i2c_remove(struct i2c_client *client)
1798 {
1799 snd_soc_unregister_codec(&client->dev);
1800 kfree(i2c_get_clientdata(client));
1801 return 0;
1802 }
1803
1804 static const struct i2c_device_id wm8903_i2c_id[] = {
1805 { "wm8903", 0 },
1806 { }
1807 };
1808 MODULE_DEVICE_TABLE(i2c, wm8903_i2c_id);
1809
1810 static struct i2c_driver wm8903_i2c_driver = {
1811 .driver = {
1812 .name = "wm8903-codec",
1813 .owner = THIS_MODULE,
1814 },
1815 .probe = wm8903_i2c_probe,
1816 .remove = __devexit_p(wm8903_i2c_remove),
1817 .id_table = wm8903_i2c_id,
1818 };
1819 #endif
1820
1821 static int __init wm8903_modinit(void)
1822 {
1823 int ret = 0;
1824 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1825 ret = i2c_add_driver(&wm8903_i2c_driver);
1826 if (ret != 0) {
1827 printk(KERN_ERR "Failed to register wm8903 I2C driver: %d\n",
1828 ret);
1829 }
1830 #endif
1831 return ret;
1832 }
1833 module_init(wm8903_modinit);
1834
1835 static void __exit wm8903_exit(void)
1836 {
1837 #if defined(CONFIG_I2C) || defined(CONFIG_I2C_MODULE)
1838 i2c_del_driver(&wm8903_i2c_driver);
1839 #endif
1840 }
1841 module_exit(wm8903_exit);
1842
1843 MODULE_DESCRIPTION("ASoC WM8903 driver");
1844 MODULE_AUTHOR("Mark Brown <broonie@opensource.wolfsonmicro.cm>");
1845 MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.070354 seconds and 6 git commands to generate.