2 * Fifo-attached Serial Interface (FSI) support for SH7724
4 * Copyright (C) 2009 Renesas Solutions Corp.
5 * Kuninori Morimoto <morimoto.kuninori@renesas.com>
8 * Copyright (c) 2007 Manuel Lauss <mano@roarinelk.homelinux.net>
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
15 #include <linux/delay.h>
16 #include <linux/pm_runtime.h>
18 #include <linux/slab.h>
19 #include <linux/module.h>
20 #include <sound/soc.h>
21 #include <sound/sh_fsi.h>
23 /* PortA/PortB register */
24 #define REG_DO_FMT 0x0000
25 #define REG_DOFF_CTL 0x0004
26 #define REG_DOFF_ST 0x0008
27 #define REG_DI_FMT 0x000C
28 #define REG_DIFF_CTL 0x0010
29 #define REG_DIFF_ST 0x0014
30 #define REG_CKG1 0x0018
31 #define REG_CKG2 0x001C
32 #define REG_DIDT 0x0020
33 #define REG_DODT 0x0024
34 #define REG_MUTE_ST 0x0028
35 #define REG_OUT_DMAC 0x002C
36 #define REG_OUT_SEL 0x0030
37 #define REG_IN_DMAC 0x0038
40 #define MST_CLK_RST 0x0210
41 #define MST_SOFT_RST 0x0214
42 #define MST_FIFO_SZ 0x0218
44 /* core register (depend on FSI version) */
45 #define A_MST_CTLR 0x0180
46 #define B_MST_CTLR 0x01A0
47 #define CPU_INT_ST 0x01F4
48 #define CPU_IEMSK 0x01F8
49 #define CPU_IMSK 0x01FC
56 #define CR_BWS_24 (0x0 << 20) /* FSI2 */
57 #define CR_BWS_16 (0x1 << 20) /* FSI2 */
58 #define CR_BWS_20 (0x2 << 20) /* FSI2 */
60 #define CR_DTMD_PCM (0x0 << 8) /* FSI2 */
61 #define CR_DTMD_SPDIF_PCM (0x1 << 8) /* FSI2 */
62 #define CR_DTMD_SPDIF_STREAM (0x2 << 8) /* FSI2 */
64 #define CR_MONO (0x0 << 4)
65 #define CR_MONO_D (0x1 << 4)
66 #define CR_PCM (0x2 << 4)
67 #define CR_I2S (0x3 << 4)
68 #define CR_TDM (0x4 << 4)
69 #define CR_TDM_D (0x5 << 4)
73 #define IRQ_HALF 0x00100000
74 #define FIFO_CLR 0x00000001
77 #define ERR_OVER 0x00000010
78 #define ERR_UNDER 0x00000001
79 #define ST_ERR (ERR_OVER | ERR_UNDER)
82 #define ACKMD_MASK 0x00007000
83 #define BPFMD_MASK 0x00000700
88 #define BP (1 << 4) /* Fix the signal of Biphase output */
89 #define SE (1 << 0) /* Fix the master clock */
95 /* IO SHIFT / MACRO */
100 #define AB_IO(param, shift) (param << shift)
103 #define PBSR (1 << 12) /* Port B Software Reset */
104 #define PASR (1 << 8) /* Port A Software Reset */
105 #define IR (1 << 4) /* Interrupt Reset */
106 #define FSISR (1 << 0) /* Software Reset */
109 #define DMMD (1 << 4) /* SPDIF output timing 0: Biphase only */
110 /* 1: Biphase and serial */
113 #define FIFO_SZ_MASK 0x7
115 #define FSI_RATES SNDRV_PCM_RATE_8000_96000
117 #define FSI_FMTS (SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE)
119 typedef int (*set_rate_func
)(struct device
*dev
, int is_porta
, int rate
, int enable
);
122 * FSI driver use below type name for variable
124 * xxx_num : number of data
125 * xxx_pos : position of data
126 * xxx_capa : capacity of data
130 * period/frame/sample image
134 * period pos period pos
136 * |<-------------------- period--------------------->|
137 * ==|============================================ ... =|==
139 * ||<----- frame ----->|<------ frame ----->| ... |
140 * |+--------------------+--------------------+- ... |
141 * ||[ sample ][ sample ]|[ sample ][ sample ]| ... |
142 * |+--------------------+--------------------+- ... |
143 * ==|============================================ ... =|==
163 struct snd_pcm_substream
*substream
;
165 int fifo_sample_capa
; /* sample capacity of FSI FIFO */
166 int buff_sample_capa
; /* sample capacity of ALSA buffer */
167 int buff_sample_pos
; /* sample position of ALSA buffer */
168 int period_samples
; /* sample number / 1 period */
169 int period_pos
; /* current period position */
170 int sample_width
; /* sample width */
178 struct fsi_master
*master
;
180 struct fsi_stream playback
;
181 struct fsi_stream capture
;
206 struct fsi_priv fsia
;
207 struct fsi_priv fsib
;
208 struct fsi_core
*core
;
209 struct sh_fsi_platform_info
*info
;
214 * basic read write function
217 static void __fsi_reg_write(u32 __iomem
*reg
, u32 data
)
219 /* valid data area is 24bit */
222 __raw_writel(data
, reg
);
225 static u32
__fsi_reg_read(u32 __iomem
*reg
)
227 return __raw_readl(reg
);
230 static void __fsi_reg_mask_set(u32 __iomem
*reg
, u32 mask
, u32 data
)
232 u32 val
= __fsi_reg_read(reg
);
237 __fsi_reg_write(reg
, val
);
240 #define fsi_reg_write(p, r, d)\
241 __fsi_reg_write((p->base + REG_##r), d)
243 #define fsi_reg_read(p, r)\
244 __fsi_reg_read((p->base + REG_##r))
246 #define fsi_reg_mask_set(p, r, m, d)\
247 __fsi_reg_mask_set((p->base + REG_##r), m, d)
249 #define fsi_master_read(p, r) _fsi_master_read(p, MST_##r)
250 #define fsi_core_read(p, r) _fsi_master_read(p, p->core->r)
251 static u32
_fsi_master_read(struct fsi_master
*master
, u32 reg
)
256 spin_lock_irqsave(&master
->lock
, flags
);
257 ret
= __fsi_reg_read(master
->base
+ reg
);
258 spin_unlock_irqrestore(&master
->lock
, flags
);
263 #define fsi_master_mask_set(p, r, m, d) _fsi_master_mask_set(p, MST_##r, m, d)
264 #define fsi_core_mask_set(p, r, m, d) _fsi_master_mask_set(p, p->core->r, m, d)
265 static void _fsi_master_mask_set(struct fsi_master
*master
,
266 u32 reg
, u32 mask
, u32 data
)
270 spin_lock_irqsave(&master
->lock
, flags
);
271 __fsi_reg_mask_set(master
->base
+ reg
, mask
, data
);
272 spin_unlock_irqrestore(&master
->lock
, flags
);
279 static struct fsi_master
*fsi_get_master(struct fsi_priv
*fsi
)
284 static int fsi_is_clk_master(struct fsi_priv
*fsi
)
286 return fsi
->clk_master
;
289 static int fsi_is_port_a(struct fsi_priv
*fsi
)
291 return fsi
->master
->base
== fsi
->base
;
294 static int fsi_is_spdif(struct fsi_priv
*fsi
)
299 static struct snd_soc_dai
*fsi_get_dai(struct snd_pcm_substream
*substream
)
301 struct snd_soc_pcm_runtime
*rtd
= substream
->private_data
;
306 static struct fsi_priv
*fsi_get_priv_frm_dai(struct snd_soc_dai
*dai
)
308 struct fsi_master
*master
= snd_soc_dai_get_drvdata(dai
);
311 return &master
->fsia
;
313 return &master
->fsib
;
316 static struct fsi_priv
*fsi_get_priv(struct snd_pcm_substream
*substream
)
318 return fsi_get_priv_frm_dai(fsi_get_dai(substream
));
321 static set_rate_func
fsi_get_info_set_rate(struct fsi_master
*master
)
326 return master
->info
->set_rate
;
329 static u32
fsi_get_info_flags(struct fsi_priv
*fsi
)
331 int is_porta
= fsi_is_port_a(fsi
);
332 struct fsi_master
*master
= fsi_get_master(fsi
);
337 return is_porta
? master
->info
->porta_flags
:
338 master
->info
->portb_flags
;
341 static u32
fsi_get_port_shift(struct fsi_priv
*fsi
, int is_play
)
343 int is_porta
= fsi_is_port_a(fsi
);
347 shift
= is_play
? AO_SHIFT
: AI_SHIFT
;
349 shift
= is_play
? BO_SHIFT
: BI_SHIFT
;
354 static int fsi_frame2sample(struct fsi_priv
*fsi
, int frames
)
356 return frames
* fsi
->chan_num
;
359 static int fsi_sample2frame(struct fsi_priv
*fsi
, int samples
)
361 return samples
/ fsi
->chan_num
;
364 static int fsi_get_current_fifo_samples(struct fsi_priv
*fsi
, int is_play
)
370 fsi_reg_read(fsi
, DOFF_ST
) :
371 fsi_reg_read(fsi
, DIFF_ST
);
373 frames
= 0x1ff & (status
>> 8);
375 return fsi_frame2sample(fsi
, frames
);
378 static void fsi_count_fifo_err(struct fsi_priv
*fsi
)
380 u32 ostatus
= fsi_reg_read(fsi
, DOFF_ST
);
381 u32 istatus
= fsi_reg_read(fsi
, DIFF_ST
);
383 if (ostatus
& ERR_OVER
)
384 fsi
->playback
.oerr_num
++;
386 if (ostatus
& ERR_UNDER
)
387 fsi
->playback
.uerr_num
++;
389 if (istatus
& ERR_OVER
)
390 fsi
->capture
.oerr_num
++;
392 if (istatus
& ERR_UNDER
)
393 fsi
->capture
.uerr_num
++;
395 fsi_reg_write(fsi
, DOFF_ST
, 0);
396 fsi_reg_write(fsi
, DIFF_ST
, 0);
400 * fsi_stream_xx() function
402 #define fsi_is_play(substream) fsi_stream_is_play(substream->stream)
403 static inline int fsi_stream_is_play(int stream
)
405 return stream
== SNDRV_PCM_STREAM_PLAYBACK
;
408 static inline struct fsi_stream
*fsi_stream_get(struct fsi_priv
*fsi
,
411 return is_play
? &fsi
->playback
: &fsi
->capture
;
414 static int fsi_stream_is_working(struct fsi_priv
*fsi
,
417 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
418 struct fsi_master
*master
= fsi_get_master(fsi
);
422 spin_lock_irqsave(&master
->lock
, flags
);
423 ret
= !!io
->substream
;
424 spin_unlock_irqrestore(&master
->lock
, flags
);
429 static void fsi_stream_init(struct fsi_priv
*fsi
,
431 struct snd_pcm_substream
*substream
)
433 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
434 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
435 struct fsi_master
*master
= fsi_get_master(fsi
);
438 spin_lock_irqsave(&master
->lock
, flags
);
439 io
->substream
= substream
;
440 io
->buff_sample_capa
= fsi_frame2sample(fsi
, runtime
->buffer_size
);
441 io
->buff_sample_pos
= 0;
442 io
->period_samples
= fsi_frame2sample(fsi
, runtime
->period_size
);
444 io
->sample_width
= samples_to_bytes(runtime
, 1);
445 io
->oerr_num
= -1; /* ignore 1st err */
446 io
->uerr_num
= -1; /* ignore 1st err */
447 spin_unlock_irqrestore(&master
->lock
, flags
);
450 static void fsi_stream_quit(struct fsi_priv
*fsi
, int is_play
)
452 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
453 struct snd_soc_dai
*dai
= fsi_get_dai(io
->substream
);
454 struct fsi_master
*master
= fsi_get_master(fsi
);
457 spin_lock_irqsave(&master
->lock
, flags
);
459 if (io
->oerr_num
> 0)
460 dev_err(dai
->dev
, "over_run = %d\n", io
->oerr_num
);
462 if (io
->uerr_num
> 0)
463 dev_err(dai
->dev
, "under_run = %d\n", io
->uerr_num
);
465 io
->substream
= NULL
;
466 io
->buff_sample_capa
= 0;
467 io
->buff_sample_pos
= 0;
468 io
->period_samples
= 0;
470 io
->sample_width
= 0;
473 spin_unlock_irqrestore(&master
->lock
, flags
);
480 static u8
*fsi_pio_get_area(struct fsi_priv
*fsi
, int stream
)
482 int is_play
= fsi_stream_is_play(stream
);
483 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
484 struct snd_pcm_runtime
*runtime
= io
->substream
->runtime
;
486 return runtime
->dma_area
+
487 samples_to_bytes(runtime
, io
->buff_sample_pos
);
490 static void fsi_pio_push16(struct fsi_priv
*fsi
, int num
)
495 start
= (u16
*)fsi_pio_get_area(fsi
, SNDRV_PCM_STREAM_PLAYBACK
);
497 for (i
= 0; i
< num
; i
++)
498 fsi_reg_write(fsi
, DODT
, ((u32
)*(start
+ i
) << 8));
501 static void fsi_pio_pop16(struct fsi_priv
*fsi
, int num
)
506 start
= (u16
*)fsi_pio_get_area(fsi
, SNDRV_PCM_STREAM_CAPTURE
);
509 for (i
= 0; i
< num
; i
++)
510 *(start
+ i
) = (u16
)(fsi_reg_read(fsi
, DIDT
) >> 8);
513 static void fsi_pio_push32(struct fsi_priv
*fsi
, int num
)
518 start
= (u32
*)fsi_pio_get_area(fsi
, SNDRV_PCM_STREAM_PLAYBACK
);
521 for (i
= 0; i
< num
; i
++)
522 fsi_reg_write(fsi
, DODT
, *(start
+ i
));
525 static void fsi_pio_pop32(struct fsi_priv
*fsi
, int num
)
530 start
= (u32
*)fsi_pio_get_area(fsi
, SNDRV_PCM_STREAM_CAPTURE
);
532 for (i
= 0; i
< num
; i
++)
533 *(start
+ i
) = fsi_reg_read(fsi
, DIDT
);
540 static void fsi_irq_enable(struct fsi_priv
*fsi
, int is_play
)
542 u32 data
= AB_IO(1, fsi_get_port_shift(fsi
, is_play
));
543 struct fsi_master
*master
= fsi_get_master(fsi
);
545 fsi_core_mask_set(master
, imsk
, data
, data
);
546 fsi_core_mask_set(master
, iemsk
, data
, data
);
549 static void fsi_irq_disable(struct fsi_priv
*fsi
, int is_play
)
551 u32 data
= AB_IO(1, fsi_get_port_shift(fsi
, is_play
));
552 struct fsi_master
*master
= fsi_get_master(fsi
);
554 fsi_core_mask_set(master
, imsk
, data
, 0);
555 fsi_core_mask_set(master
, iemsk
, data
, 0);
558 static u32
fsi_irq_get_status(struct fsi_master
*master
)
560 return fsi_core_read(master
, int_st
);
563 static void fsi_irq_clear_status(struct fsi_priv
*fsi
)
566 struct fsi_master
*master
= fsi_get_master(fsi
);
568 data
|= AB_IO(1, fsi_get_port_shift(fsi
, 0));
569 data
|= AB_IO(1, fsi_get_port_shift(fsi
, 1));
571 /* clear interrupt factor */
572 fsi_core_mask_set(master
, int_st
, data
, 0);
576 * SPDIF master clock function
578 * These functions are used later FSI2
580 static void fsi_spdif_clk_ctrl(struct fsi_priv
*fsi
, int enable
)
582 struct fsi_master
*master
= fsi_get_master(fsi
);
585 if (master
->core
->ver
< 2) {
586 pr_err("fsi: register access err (%s)\n", __func__
);
591 val
= enable
? mask
: 0;
594 fsi_core_mask_set(master
, a_mclk
, mask
, val
) :
595 fsi_core_mask_set(master
, b_mclk
, mask
, val
);
601 static int fsi_set_master_clk(struct device
*dev
, struct fsi_priv
*fsi
,
602 long rate
, int enable
)
604 struct fsi_master
*master
= fsi_get_master(fsi
);
605 set_rate_func set_rate
= fsi_get_info_set_rate(master
);
606 int fsi_ver
= master
->core
->ver
;
609 ret
= set_rate(dev
, fsi_is_port_a(fsi
), rate
, enable
);
610 if (ret
< 0) /* error */
619 switch (ret
& SH_FSI_ACKMD_MASK
) {
622 case SH_FSI_ACKMD_512
:
625 case SH_FSI_ACKMD_256
:
628 case SH_FSI_ACKMD_128
:
631 case SH_FSI_ACKMD_64
:
634 case SH_FSI_ACKMD_32
:
636 dev_err(dev
, "unsupported ACKMD\n");
642 switch (ret
& SH_FSI_BPFMD_MASK
) {
645 case SH_FSI_BPFMD_32
:
648 case SH_FSI_BPFMD_64
:
651 case SH_FSI_BPFMD_128
:
654 case SH_FSI_BPFMD_256
:
657 case SH_FSI_BPFMD_512
:
660 case SH_FSI_BPFMD_16
:
662 dev_err(dev
, "unsupported ACKMD\n");
668 fsi_reg_mask_set(fsi
, CKG1
, (ACKMD_MASK
| BPFMD_MASK
) , data
);
676 #define fsi_port_start(f, i) __fsi_port_clk_ctrl(f, i, 1)
677 #define fsi_port_stop(f, i) __fsi_port_clk_ctrl(f, i, 0)
678 static void __fsi_port_clk_ctrl(struct fsi_priv
*fsi
, int is_play
, int enable
)
680 struct fsi_master
*master
= fsi_get_master(fsi
);
681 u32 clk
= fsi_is_port_a(fsi
) ? CRA
: CRB
;
684 fsi_irq_enable(fsi
, is_play
);
686 fsi_irq_disable(fsi
, is_play
);
688 if (fsi_is_clk_master(fsi
))
689 fsi_master_mask_set(master
, CLK_RST
, clk
, (enable
) ? clk
: 0);
695 static int fsi_fifo_data_ctrl(struct fsi_priv
*fsi
, struct fsi_stream
*io
,
696 void (*run16
)(struct fsi_priv
*fsi
, int size
),
697 void (*run32
)(struct fsi_priv
*fsi
, int size
),
700 struct snd_pcm_runtime
*runtime
;
701 struct snd_pcm_substream
*substream
;
706 !io
->substream
->runtime
)
710 substream
= io
->substream
;
711 runtime
= substream
->runtime
;
713 /* FSI FIFO has limit.
714 * So, this driver can not send periods data at a time
716 if (io
->buff_sample_pos
>=
717 io
->period_samples
* (io
->period_pos
+ 1)) {
720 io
->period_pos
= (io
->period_pos
+ 1) % runtime
->periods
;
722 if (0 == io
->period_pos
)
723 io
->buff_sample_pos
= 0;
726 switch (io
->sample_width
) {
737 /* update buff_sample_pos */
738 io
->buff_sample_pos
+= samples
;
741 snd_pcm_period_elapsed(substream
);
746 static int fsi_data_pop(struct fsi_priv
*fsi
)
748 int is_play
= fsi_stream_is_play(SNDRV_PCM_STREAM_CAPTURE
);
749 int sample_residues
; /* samples in FSI fifo */
750 int sample_space
; /* ALSA free samples space */
752 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
754 sample_residues
= fsi_get_current_fifo_samples(fsi
, is_play
);
755 sample_space
= io
->buff_sample_capa
- io
->buff_sample_pos
;
757 samples
= min(sample_residues
, sample_space
);
759 return fsi_fifo_data_ctrl(fsi
, io
,
765 static int fsi_data_push(struct fsi_priv
*fsi
)
767 int is_play
= fsi_stream_is_play(SNDRV_PCM_STREAM_PLAYBACK
);
768 int sample_residues
; /* ALSA residue samples */
769 int sample_space
; /* FSI fifo free samples space */
771 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
773 sample_residues
= io
->buff_sample_capa
- io
->buff_sample_pos
;
774 sample_space
= io
->fifo_sample_capa
-
775 fsi_get_current_fifo_samples(fsi
, is_play
);
777 samples
= min(sample_residues
, sample_space
);
779 return fsi_fifo_data_ctrl(fsi
, io
,
785 static irqreturn_t
fsi_interrupt(int irq
, void *data
)
787 struct fsi_master
*master
= data
;
788 u32 int_st
= fsi_irq_get_status(master
);
790 /* clear irq status */
791 fsi_master_mask_set(master
, SOFT_RST
, IR
, 0);
792 fsi_master_mask_set(master
, SOFT_RST
, IR
, IR
);
794 if (int_st
& AB_IO(1, AO_SHIFT
))
795 fsi_data_push(&master
->fsia
);
796 if (int_st
& AB_IO(1, BO_SHIFT
))
797 fsi_data_push(&master
->fsib
);
798 if (int_st
& AB_IO(1, AI_SHIFT
))
799 fsi_data_pop(&master
->fsia
);
800 if (int_st
& AB_IO(1, BI_SHIFT
))
801 fsi_data_pop(&master
->fsib
);
803 fsi_count_fifo_err(&master
->fsia
);
804 fsi_count_fifo_err(&master
->fsib
);
806 fsi_irq_clear_status(&master
->fsia
);
807 fsi_irq_clear_status(&master
->fsib
);
815 static void fsi_fifo_init(struct fsi_priv
*fsi
,
819 struct fsi_master
*master
= fsi_get_master(fsi
);
820 struct fsi_stream
*io
= fsi_stream_get(fsi
, is_play
);
824 /* get on-chip RAM capacity */
825 shift
= fsi_master_read(master
, FIFO_SZ
);
826 shift
>>= fsi_get_port_shift(fsi
, is_play
);
827 shift
&= FIFO_SZ_MASK
;
828 frame_capa
= 256 << shift
;
829 dev_dbg(dev
, "fifo = %d words\n", frame_capa
);
832 * The maximum number of sample data varies depending
833 * on the number of channels selected for the format.
835 * FIFOs are used in 4-channel units in 3-channel mode
836 * and in 8-channel units in 5- to 7-channel mode
837 * meaning that more FIFOs than the required size of DPRAM
840 * ex) if 256 words of DP-RAM is connected
841 * 1 channel: 256 (256 x 1 = 256)
842 * 2 channels: 128 (128 x 2 = 256)
843 * 3 channels: 64 ( 64 x 3 = 192)
844 * 4 channels: 64 ( 64 x 4 = 256)
845 * 5 channels: 32 ( 32 x 5 = 160)
846 * 6 channels: 32 ( 32 x 6 = 192)
847 * 7 channels: 32 ( 32 x 7 = 224)
848 * 8 channels: 32 ( 32 x 8 = 256)
850 for (i
= 1; i
< fsi
->chan_num
; i
<<= 1)
852 dev_dbg(dev
, "%d channel %d store\n",
853 fsi
->chan_num
, frame_capa
);
855 io
->fifo_sample_capa
= fsi_frame2sample(fsi
, frame_capa
);
858 * set interrupt generation factor
862 fsi_reg_write(fsi
, DOFF_CTL
, IRQ_HALF
);
863 fsi_reg_mask_set(fsi
, DOFF_CTL
, FIFO_CLR
, FIFO_CLR
);
865 fsi_reg_write(fsi
, DIFF_CTL
, IRQ_HALF
);
866 fsi_reg_mask_set(fsi
, DIFF_CTL
, FIFO_CLR
, FIFO_CLR
);
870 static int fsi_hw_startup(struct fsi_priv
*fsi
,
874 struct fsi_master
*master
= fsi_get_master(fsi
);
875 int fsi_ver
= master
->core
->ver
;
876 u32 flags
= fsi_get_info_flags(fsi
);
880 if (fsi_is_clk_master(fsi
))
883 fsi_reg_mask_set(fsi
, CKG1
, (DIMD
| DOMD
), data
);
885 /* clock inversion (CKG2) */
887 if (SH_FSI_LRM_INV
& flags
)
889 if (SH_FSI_BRM_INV
& flags
)
891 if (SH_FSI_LRS_INV
& flags
)
893 if (SH_FSI_BRS_INV
& flags
)
896 fsi_reg_write(fsi
, CKG2
, data
);
899 fsi_reg_write(fsi
, DO_FMT
, fsi
->do_fmt
);
900 fsi_reg_write(fsi
, DI_FMT
, fsi
->di_fmt
);
903 if (fsi_is_spdif(fsi
)) {
904 fsi_spdif_clk_ctrl(fsi
, 1);
905 fsi_reg_mask_set(fsi
, OUT_SEL
, DMMD
, DMMD
);
911 * FSI driver assumed that data package is in-back.
912 * FSI2 chip can select it.
915 fsi_reg_write(fsi
, OUT_DMAC
, (1 << 4));
916 fsi_reg_write(fsi
, IN_DMAC
, (1 << 4));
920 fsi_irq_disable(fsi
, is_play
);
921 fsi_irq_clear_status(fsi
);
924 fsi_fifo_init(fsi
, is_play
, dev
);
929 static void fsi_hw_shutdown(struct fsi_priv
*fsi
,
932 if (fsi_is_clk_master(fsi
))
933 fsi_set_master_clk(dev
, fsi
, fsi
->rate
, 0);
936 static int fsi_dai_startup(struct snd_pcm_substream
*substream
,
937 struct snd_soc_dai
*dai
)
939 struct fsi_priv
*fsi
= fsi_get_priv(substream
);
940 int is_play
= fsi_is_play(substream
);
942 return fsi_hw_startup(fsi
, is_play
, dai
->dev
);
945 static void fsi_dai_shutdown(struct snd_pcm_substream
*substream
,
946 struct snd_soc_dai
*dai
)
948 struct fsi_priv
*fsi
= fsi_get_priv(substream
);
950 fsi_hw_shutdown(fsi
, dai
->dev
);
954 static int fsi_dai_trigger(struct snd_pcm_substream
*substream
, int cmd
,
955 struct snd_soc_dai
*dai
)
957 struct fsi_priv
*fsi
= fsi_get_priv(substream
);
958 int is_play
= fsi_is_play(substream
);
962 case SNDRV_PCM_TRIGGER_START
:
963 fsi_stream_init(fsi
, is_play
, substream
);
964 ret
= is_play
? fsi_data_push(fsi
) : fsi_data_pop(fsi
);
965 fsi_port_start(fsi
, is_play
);
967 case SNDRV_PCM_TRIGGER_STOP
:
968 fsi_port_stop(fsi
, is_play
);
969 fsi_stream_quit(fsi
, is_play
);
976 static int fsi_set_fmt_dai(struct fsi_priv
*fsi
, unsigned int fmt
)
980 switch (fmt
& SND_SOC_DAIFMT_FORMAT_MASK
) {
981 case SND_SOC_DAIFMT_I2S
:
985 case SND_SOC_DAIFMT_LEFT_J
:
999 static int fsi_set_fmt_spdif(struct fsi_priv
*fsi
)
1001 struct fsi_master
*master
= fsi_get_master(fsi
);
1004 if (master
->core
->ver
< 2)
1007 data
= CR_BWS_16
| CR_DTMD_SPDIF_PCM
| CR_PCM
;
1017 static int fsi_dai_set_fmt(struct snd_soc_dai
*dai
, unsigned int fmt
)
1019 struct fsi_priv
*fsi
= fsi_get_priv_frm_dai(dai
);
1020 struct fsi_master
*master
= fsi_get_master(fsi
);
1021 set_rate_func set_rate
= fsi_get_info_set_rate(master
);
1022 u32 flags
= fsi_get_info_flags(fsi
);
1025 /* set master/slave audio interface */
1026 switch (fmt
& SND_SOC_DAIFMT_MASTER_MASK
) {
1027 case SND_SOC_DAIFMT_CBM_CFM
:
1028 fsi
->clk_master
= 1;
1030 case SND_SOC_DAIFMT_CBS_CFS
:
1036 if (fsi_is_clk_master(fsi
) && !set_rate
) {
1037 dev_err(dai
->dev
, "platform doesn't have set_rate\n");
1042 switch (flags
& SH_FSI_FMT_MASK
) {
1043 case SH_FSI_FMT_DAI
:
1044 ret
= fsi_set_fmt_dai(fsi
, fmt
& SND_SOC_DAIFMT_FORMAT_MASK
);
1046 case SH_FSI_FMT_SPDIF
:
1047 ret
= fsi_set_fmt_spdif(fsi
);
1056 static int fsi_dai_hw_params(struct snd_pcm_substream
*substream
,
1057 struct snd_pcm_hw_params
*params
,
1058 struct snd_soc_dai
*dai
)
1060 struct fsi_priv
*fsi
= fsi_get_priv(substream
);
1061 long rate
= params_rate(params
);
1064 if (!fsi_is_clk_master(fsi
))
1067 ret
= fsi_set_master_clk(dai
->dev
, fsi
, rate
, 1);
1076 static const struct snd_soc_dai_ops fsi_dai_ops
= {
1077 .startup
= fsi_dai_startup
,
1078 .shutdown
= fsi_dai_shutdown
,
1079 .trigger
= fsi_dai_trigger
,
1080 .set_fmt
= fsi_dai_set_fmt
,
1081 .hw_params
= fsi_dai_hw_params
,
1088 static struct snd_pcm_hardware fsi_pcm_hardware
= {
1089 .info
= SNDRV_PCM_INFO_INTERLEAVED
|
1090 SNDRV_PCM_INFO_MMAP
|
1091 SNDRV_PCM_INFO_MMAP_VALID
|
1092 SNDRV_PCM_INFO_PAUSE
,
1093 .formats
= FSI_FMTS
,
1099 .buffer_bytes_max
= 64 * 1024,
1100 .period_bytes_min
= 32,
1101 .period_bytes_max
= 8192,
1107 static int fsi_pcm_open(struct snd_pcm_substream
*substream
)
1109 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
1112 snd_soc_set_runtime_hwparams(substream
, &fsi_pcm_hardware
);
1114 ret
= snd_pcm_hw_constraint_integer(runtime
,
1115 SNDRV_PCM_HW_PARAM_PERIODS
);
1120 static int fsi_hw_params(struct snd_pcm_substream
*substream
,
1121 struct snd_pcm_hw_params
*hw_params
)
1123 return snd_pcm_lib_malloc_pages(substream
,
1124 params_buffer_bytes(hw_params
));
1127 static int fsi_hw_free(struct snd_pcm_substream
*substream
)
1129 return snd_pcm_lib_free_pages(substream
);
1132 static snd_pcm_uframes_t
fsi_pointer(struct snd_pcm_substream
*substream
)
1134 struct fsi_priv
*fsi
= fsi_get_priv(substream
);
1135 struct fsi_stream
*io
= fsi_stream_get(fsi
, fsi_is_play(substream
));
1136 int samples_pos
= io
->buff_sample_pos
- 1;
1138 if (samples_pos
< 0)
1141 return fsi_sample2frame(fsi
, samples_pos
);
1144 static struct snd_pcm_ops fsi_pcm_ops
= {
1145 .open
= fsi_pcm_open
,
1146 .ioctl
= snd_pcm_lib_ioctl
,
1147 .hw_params
= fsi_hw_params
,
1148 .hw_free
= fsi_hw_free
,
1149 .pointer
= fsi_pointer
,
1156 #define PREALLOC_BUFFER (32 * 1024)
1157 #define PREALLOC_BUFFER_MAX (32 * 1024)
1159 static void fsi_pcm_free(struct snd_pcm
*pcm
)
1161 snd_pcm_lib_preallocate_free_for_all(pcm
);
1164 static int fsi_pcm_new(struct snd_soc_pcm_runtime
*rtd
)
1166 struct snd_pcm
*pcm
= rtd
->pcm
;
1169 * dont use SNDRV_DMA_TYPE_DEV, since it will oops the SH kernel
1170 * in MMAP mode (i.e. aplay -M)
1172 return snd_pcm_lib_preallocate_pages_for_all(
1174 SNDRV_DMA_TYPE_CONTINUOUS
,
1175 snd_dma_continuous_data(GFP_KERNEL
),
1176 PREALLOC_BUFFER
, PREALLOC_BUFFER_MAX
);
1183 static struct snd_soc_dai_driver fsi_soc_dai
[] = {
1188 .formats
= FSI_FMTS
,
1194 .formats
= FSI_FMTS
,
1198 .ops
= &fsi_dai_ops
,
1204 .formats
= FSI_FMTS
,
1210 .formats
= FSI_FMTS
,
1214 .ops
= &fsi_dai_ops
,
1218 static struct snd_soc_platform_driver fsi_soc_platform
= {
1219 .ops
= &fsi_pcm_ops
,
1220 .pcm_new
= fsi_pcm_new
,
1221 .pcm_free
= fsi_pcm_free
,
1228 static int fsi_probe(struct platform_device
*pdev
)
1230 struct fsi_master
*master
;
1231 const struct platform_device_id
*id_entry
;
1232 struct resource
*res
;
1236 id_entry
= pdev
->id_entry
;
1238 dev_err(&pdev
->dev
, "unknown fsi device\n");
1242 res
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
1243 irq
= platform_get_irq(pdev
, 0);
1244 if (!res
|| (int)irq
<= 0) {
1245 dev_err(&pdev
->dev
, "Not enough FSI platform resources.\n");
1250 master
= kzalloc(sizeof(*master
), GFP_KERNEL
);
1252 dev_err(&pdev
->dev
, "Could not allocate master\n");
1257 master
->base
= ioremap_nocache(res
->start
, resource_size(res
));
1258 if (!master
->base
) {
1260 dev_err(&pdev
->dev
, "Unable to ioremap FSI registers.\n");
1264 /* master setting */
1266 master
->info
= pdev
->dev
.platform_data
;
1267 master
->core
= (struct fsi_core
*)id_entry
->driver_data
;
1268 spin_lock_init(&master
->lock
);
1271 master
->fsia
.base
= master
->base
;
1272 master
->fsia
.master
= master
;
1275 master
->fsib
.base
= master
->base
+ 0x40;
1276 master
->fsib
.master
= master
;
1278 pm_runtime_enable(&pdev
->dev
);
1279 dev_set_drvdata(&pdev
->dev
, master
);
1281 ret
= request_irq(irq
, &fsi_interrupt
, 0,
1282 id_entry
->name
, master
);
1284 dev_err(&pdev
->dev
, "irq request err\n");
1288 ret
= snd_soc_register_platform(&pdev
->dev
, &fsi_soc_platform
);
1290 dev_err(&pdev
->dev
, "cannot snd soc register\n");
1294 ret
= snd_soc_register_dais(&pdev
->dev
, fsi_soc_dai
,
1295 ARRAY_SIZE(fsi_soc_dai
));
1297 dev_err(&pdev
->dev
, "cannot snd dai register\n");
1304 snd_soc_unregister_platform(&pdev
->dev
);
1306 free_irq(irq
, master
);
1308 iounmap(master
->base
);
1309 pm_runtime_disable(&pdev
->dev
);
1317 static int fsi_remove(struct platform_device
*pdev
)
1319 struct fsi_master
*master
;
1321 master
= dev_get_drvdata(&pdev
->dev
);
1323 free_irq(master
->irq
, master
);
1324 pm_runtime_disable(&pdev
->dev
);
1326 snd_soc_unregister_dais(&pdev
->dev
, ARRAY_SIZE(fsi_soc_dai
));
1327 snd_soc_unregister_platform(&pdev
->dev
);
1329 iounmap(master
->base
);
1335 static void __fsi_suspend(struct fsi_priv
*fsi
,
1339 if (!fsi_stream_is_working(fsi
, is_play
))
1342 fsi_port_stop(fsi
, is_play
);
1343 fsi_hw_shutdown(fsi
, dev
);
1346 static void __fsi_resume(struct fsi_priv
*fsi
,
1350 if (!fsi_stream_is_working(fsi
, is_play
))
1353 fsi_hw_startup(fsi
, is_play
, dev
);
1355 if (fsi_is_clk_master(fsi
) && fsi
->rate
)
1356 fsi_set_master_clk(dev
, fsi
, fsi
->rate
, 1);
1358 fsi_port_start(fsi
, is_play
);
1362 static int fsi_suspend(struct device
*dev
)
1364 struct fsi_master
*master
= dev_get_drvdata(dev
);
1365 struct fsi_priv
*fsia
= &master
->fsia
;
1366 struct fsi_priv
*fsib
= &master
->fsib
;
1368 __fsi_suspend(fsia
, 1, dev
);
1369 __fsi_suspend(fsia
, 0, dev
);
1371 __fsi_suspend(fsib
, 1, dev
);
1372 __fsi_suspend(fsib
, 0, dev
);
1377 static int fsi_resume(struct device
*dev
)
1379 struct fsi_master
*master
= dev_get_drvdata(dev
);
1380 struct fsi_priv
*fsia
= &master
->fsia
;
1381 struct fsi_priv
*fsib
= &master
->fsib
;
1383 __fsi_resume(fsia
, 1, dev
);
1384 __fsi_resume(fsia
, 0, dev
);
1386 __fsi_resume(fsib
, 1, dev
);
1387 __fsi_resume(fsib
, 0, dev
);
1392 static struct dev_pm_ops fsi_pm_ops
= {
1393 .suspend
= fsi_suspend
,
1394 .resume
= fsi_resume
,
1397 static struct fsi_core fsi1_core
= {
1406 static struct fsi_core fsi2_core
= {
1410 .int_st
= CPU_INT_ST
,
1413 .a_mclk
= A_MST_CTLR
,
1414 .b_mclk
= B_MST_CTLR
,
1417 static struct platform_device_id fsi_id_table
[] = {
1418 { "sh_fsi", (kernel_ulong_t
)&fsi1_core
},
1419 { "sh_fsi2", (kernel_ulong_t
)&fsi2_core
},
1422 MODULE_DEVICE_TABLE(platform
, fsi_id_table
);
1424 static struct platform_driver fsi_driver
= {
1426 .name
= "fsi-pcm-audio",
1430 .remove
= fsi_remove
,
1431 .id_table
= fsi_id_table
,
1434 module_platform_driver(fsi_driver
);
1436 MODULE_LICENSE("GPL");
1437 MODULE_DESCRIPTION("SuperH onchip FSI audio driver");
1438 MODULE_AUTHOR("Kuninori Morimoto <morimoto.kuninori@renesas.com>");
1439 MODULE_ALIAS("platform:fsi-pcm-audio");