projects
/
deliverable
/
linux.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
[ARM] Unuse another Linux PTE bit
[deliverable/linux.git]
/
arch
/
arm
/
mm
/
proc-arm6_7.S
diff --git
a/arch/arm/mm/proc-arm6_7.S
b/arch/arm/mm/proc-arm6_7.S
index ce4f9eef763c8dd2b65e31f758267164277c5d3a..123a7dc7a4338c395ac2ae1adc416c845d1b3bcf 100644
(file)
--- a/
arch/arm/mm/proc-arm6_7.S
+++ b/
arch/arm/mm/proc-arm6_7.S
@@
-209,14
+209,14
@@
ENTRY(cpu_arm7_switch_mm)
mov pc, lr
/*
mov pc, lr
/*
- * Function: arm6_7_set_pte
(pte_t *ptep, pte_t pte
)
+ * Function: arm6_7_set_pte
_ext(pte_t *ptep, pte_t pte, unsigned int ext
)
* Params : r0 = Address to set
* : r1 = value to set
* Purpose : Set a PTE and flush it out of any WB cache
*/
.align 5
* Params : r0 = Address to set
* : r1 = value to set
* Purpose : Set a PTE and flush it out of any WB cache
*/
.align 5
-ENTRY(cpu_arm6_set_pte)
-ENTRY(cpu_arm7_set_pte)
+ENTRY(cpu_arm6_set_pte
_ext
)
+ENTRY(cpu_arm7_set_pte
_ext
)
#ifdef CONFIG_MMU
str r1, [r0], #-2048 @ linux version
#ifdef CONFIG_MMU
str r1, [r0], #-2048 @ linux version
@@
-299,7
+299,7
@@
ENTRY(arm6_processor_functions)
.word cpu_arm6_do_idle
.word cpu_arm6_dcache_clean_area
.word cpu_arm6_switch_mm
.word cpu_arm6_do_idle
.word cpu_arm6_dcache_clean_area
.word cpu_arm6_switch_mm
- .word cpu_arm6_set_pte
+ .word cpu_arm6_set_pte
_ext
.size arm6_processor_functions, . - arm6_processor_functions
/*
.size arm6_processor_functions, . - arm6_processor_functions
/*
@@
-315,7
+315,7
@@
ENTRY(arm7_processor_functions)
.word cpu_arm7_do_idle
.word cpu_arm7_dcache_clean_area
.word cpu_arm7_switch_mm
.word cpu_arm7_do_idle
.word cpu_arm7_dcache_clean_area
.word cpu_arm7_switch_mm
- .word cpu_arm7_set_pte
+ .word cpu_arm7_set_pte
_ext
.size arm7_processor_functions, . - arm7_processor_functions
.section ".rodata"
.size arm7_processor_functions, . - arm7_processor_functions
.section ".rodata"
This page took
0.029553 seconds
and
5
git commands to generate.