projects
/
deliverable
/
binutils-gdb.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
ld: Require GCC 5 for Build pr25749-1b (-pie -fPIE)
[deliverable/binutils-gdb.git]
/
sim
/
v850
/
v850.igen
diff --git
a/sim/v850/v850.igen
b/sim/v850/v850.igen
index 0270963c58e96c46892dc295f29525fcaedcf49d..41a9075a8e79448ee9bfb22422f5bb20bd1916a9 100644
(file)
--- a/
sim/v850/v850.igen
+++ b/
sim/v850/v850.igen
@@
-2561,7
+2561,7
@@
rrrr,011111100100 + wwww,010001010100:F_I:::cvtf_dl
*v850e3v5
"cvtf.dl r<reg2e>, r<reg3e>"
{
*v850e3v5
"cvtf.dl r<reg2e>, r<reg3e>"
{
-
un
signed64 ans;
+ signed64 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
@@
-2604,7
+2604,7
@@
rrrr,011111100100 + wwwww,10001010000:F_I:::cvtf_dw
*v850e3v5
"cvtf.dw r<reg2e>, r<reg3>"
{
*v850e3v5
"cvtf.dw r<reg2e>, r<reg3>"
{
-
u
int32 ans;
+ int32 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
@@
-2712,7
+2712,7
@@
rrrrr,11111100100 + wwwww,10001000000:F_I:::cvtf_sw
*v850e3v5
"cvtf.sw r<reg2>, r<reg3>"
{
*v850e3v5
"cvtf.sw r<reg2>, r<reg3>"
{
-
u
int32 ans;
+ int32 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
@@
-3471,7
+3471,7
@@
rrrr,011111110001 + wwww,010001010100:F_I:::trncf_dul
*v850e3v5
"trncf.dul r<reg2e>, r<reg3e>"
{
*v850e3v5
"trncf.dul r<reg2e>, r<reg3e>"
{
- signed64 ans;
+
un
signed64 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
@@
-3493,7
+3493,7
@@
rrrr,011111100001 + wwwww,10001010000:F_I:::trncf_dw
*v850e3v5
"trncf.dw r<reg2e>, r<reg3>"
{
*v850e3v5
"trncf.dw r<reg2e>, r<reg3>"
{
-
u
int32 ans;
+ int32 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
@@
-3555,7
+3555,7
@@
rrrrr,11111110001 + wwww,010001000100:F_I:::trncf_sul
*v850e3v5
"trncf.sul r<reg2>, r<reg3e>"
{
*v850e3v5
"trncf.sul r<reg2>, r<reg3e>"
{
- signed64 ans;
+
un
signed64 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
@@
-3575,7
+3575,7
@@
rrrrr,11111100001 + wwwww,10001000000:F_I:::trncf_sw
*v850e3v5
"trncf.sw r<reg2>, r<reg3>"
{
*v850e3v5
"trncf.sw r<reg2>, r<reg3>"
{
-
u
int32 ans;
+ int32 ans;
sim_fpu wop;
sim_fpu_status status;
sim_fpu wop;
sim_fpu_status status;
This page took
0.024548 seconds
and
4
git commands to generate.