x86: I/O APIC: keep the timer IRQ masked during set-up
[deliverable/linux.git] / arch / x86 / kernel / io_apic_32.c
index b381f93b79ae641a776838ae986c6cbad25e5b06..63a2f64c765b6c4d37b6ee1778e1eac1416f6d02 100644 (file)
@@ -1316,7 +1316,7 @@ static void __init setup_timer_IRQ0_pin(unsigned int apic, unsigned int pin,
         * to the first CPU.
         */
        entry.dest_mode = INT_DEST_MODE;
-       entry.mask = 0;                                 /* unmask IRQ now */
+       entry.mask = 1;                                 /* mask IRQ now */
        entry.dest.logical.logical_dest = cpu_mask_to_apicid(TARGET_CPUS);
        entry.delivery_mode = INT_DELIVERY_MODE;
        entry.polarity = 0;
This page took 0.026619 seconds and 5 git commands to generate.