Use renamed ARM cpu flag bits
[deliverable/binutils-gdb.git] / bfd / ChangeLog
index 66a5b243f367cbfab1b4bd6c43b160b37271be00..0b687c0fe5743a6ecb2cf5f57f0521a424e33a33 100644 (file)
@@ -1,3 +1,121 @@
+Mon May 17 13:35:35 1999  Stan Cox  <scox@cygnus.com>
+       * coff-arm.c (_bfd_coff_arm_set_private_flags): Changed
+       F_PIC_INT to F_PIC.
+       * coffcode.h (coff_set_arch_mach_hook): Added F_ARM_2a, and
+       F_ARM_3M labels.  Changed F_PIC_INT to F_PIC.
+       
+1999-05-16  Nick Clifton  <nickc@cygnus.com>
+
+       * coff-mcore.c (in_reloc_p): Reinstate.
+
+1999-05-15  Nick Clifton  <nickc@cygnus.com>
+
+       * reloc.c (BFD_RELOC_MCORE_RVA): Define.
+       * bfd-in2.h: Regenerate.
+       * coff-mcore.c (in_reloc_p): Remove defintion.
+       (mcore_coff_howto): Add IMAGE_REL_MCORE_RVA.
+       (mcore_coff_reloc_type_lookup): Map BFD_RELOC_RVA to
+       IMAGE_REL_MCORE_RVA.
+       (coff_mcore_rtype_to_howto): Add special processing for
+       IMAGE_REL_MCORE_RVA.
+       (coff_mcore_relocate_section): Add support for
+       IMAGE_REL_MCORE_RVA. 
+       * elf32-mcore (mcore_elf_howto_): Add R_MCORE_RELATIVE.
+       (mcore_elf_reloc_type_lookup): Map BFD_RELOC_RVA to
+       R_MCORE_RELATIVE.
+       (mcore_elf_relocate_section): Delete redundant case labels. 
+       
+Fri May 14 10:59:55 1999  Andreas Schwab  <schwab@issan.cs.uni-dortmund.de>
+
+       * elf32-arm.h (elf32_arm_relocate_section): Fix operator
+       precedence between bit-and and comparison.
+
+Thu May 13 09:45:23 1999  Joel Sherrill (joel@OARcorp.com)
+
+       * config.bfd (i[3456]86*-*-rtems*, m68k*-*-rtems*): Added to
+       list of target formats (targ_selvecs).
+       (i[3456]86*-*-rtemself*, mips*el-*-rtems*): New targets.
+       (powerpcle*-*rtems*, sh-*-rtemself*): New targets.
+
+1999-05-10  DJ Delorie  <dj@cygnus.com>
+
+       * ecoff.c (_bfd_ecoff_write_armap): give the symtab element a
+       reasonable mode until "ar x" is smart enough to skip it (fixes
+       gcc/libgcc.a builds on mips-ecoff targets
+
+       * coffcode.h (styp_to_sec_flags): Explain how COMDATs are supposed
+       to work.  Hack to support MS import libraries, which use different
+       COMDAT types than GNU.
+       (coff_slurp_symbol_table): C_SECTION symbols are local; they refer
+       to implied zero-length sections (see peicode below)
+       * coffgen.c (coff_get_normalized_symtab): Properly read long MS
+       filename symbols, which use one *or more* auxents.
+       * coffswap.h (coff_swap_aux_in): ditto
+       * peicode.h (coff_swap_sym_in): Build the implied zero-length
+       sections
+       
+Tue May 11 15:51:58 1999  Jeffrey A Law  (law@cygnus.com)
+
+       * elf32-v850.c (v850_elf_howto_table): Make partial_inplace false
+       for all relocations.
+
+1999-05-10  Catherine Moore  <clm@cygnus.com>
+
+        * bfd-in.h (bfd_arm_allocate_interworking_sections):  Static
+        if COFF_IMAGE_WITH_PE.
+        (bfd_arm_process_before_allocation): Likewise.
+        (bfd_arm_get_bfd_for_interworking): Likewise.
+        * coff-arm.c: Likewise.
+        * bfd-in2.h: Regenerate.
+        * configure.in (armpe_little_vec): Remove coff-arm.lo.
+        (armpe_big_vec): Likewise.
+        * configure: Rebuild.
+
+1999-05-10  Nick Clifton  <nickc@cygnus.com>
+
+       * elf.c (elf_fake_sections): Check for .rel. as start of rel
+       section, not just .rel.  Same for .rela.
+
+1999-05-07  Nick Clifton  <nickc@cygnus.com>
+
+       * coff-mcore.c (coff_mcore_relocate_section): Replace assert about
+       endianism with an error message.
+
+Thu May  6 17:09:09 1999  Fred Fish  <fnf@be.com>
+
+       * dwarf2.c (read_abbrevs): Change cast of dwarf_abbrev_buffer
+       assignment from "unsigned char *" to "char *".
+       (decode_line_info): Likewise for dwarf_line_buffer assignment.
+
+1999-05-05  Catherine Moore  <clm@cygnus.com>
+
+        * coff-arm.c (coff_arm_relocate_section):  Add one to
+        address of ARM_RVA32 thumb functions.
+1999-05-05  Catherine Moore  <clm@cygnus.com>
+        * elf32-m68k.c (elf32_m68k_set_private_flags): New.
+        (elf32_m68k_copy_private_bfd_data): New.
+        (elf32_m68k_merge_private_bfd_data): New.
+        (elf32_m68k_print_private_bfd_data): New.
+        (CPU32_FLAG): Define.
+        (PLT_CPU32_ENTRY_SIZE): Define.
+        (elf_cpu32_plt0_entry): Declare.
+        (elf_cpu32_plt_entry): Declare.
+        (elf_m68k_adjust_dynamic_symbol): Generate cpu32 plt entries.
+        (elf_m68k_finish_dynamic_symbol): Likewise.
+        (elf_m68k_finish_dynamic_sections): Likewise.
+        (elf_backend_plt_header_size): Remove definition.
+        (bfd_elf32_bfd_copy_private_bfd_data): Define.
+        (bfd_elf32_bfd_merge_private_bfd_data): Define.
+        (bfd_elf32_bfd_set_private_flags): Define.
+        (bfd_elf32_bfd_print_private_bfd_data): Define.
+Mon May  3 09:24:49 1999  Jeffrey A Law  (law@cygnus.com)
+
+       * som.c (som_fixup_formats): Fix comments for R_SHORT_PCREL_MODE
+       and R_LONG_PCREL_MODE.
+
 1999-04-29  Nick Clifton  <nickc@cygnus.com>
 
        * coff-mcore.c (coff_mcore_relocate_section): Fix typos.
This page took 0.024076 seconds and 4 git commands to generate.