[PowerPC] Aliases for vector registers
[deliverable/binutils-gdb.git] / bfd / cpu-frv.c
index ac4d8988f9dfee81662b697d5f24d77c4305ad90..e4a15345f1b87edf92defffbdff2515ba2abddb9 100644 (file)
@@ -1,5 +1,5 @@
 /* BFD support for the FRV processor.
-   Copyright 2002, 2003, 2004, 2005, 2007 Free Software Foundation, Inc.
+   Copyright (C) 2002-2019 Free Software Foundation, Inc.
 
    This file is part of BFD, the Binary File Descriptor library.
 
@@ -24,9 +24,9 @@
 
 #define FRV_ARCH(MACHINE, NAME, DEFAULT, NEXT)                         \
 {                                                                      \
-  32,                          /* 32 bits in a word */                 \
-  32,                          /* 32 bits in an address */             \
-  8,                           /* 8 bits in a byte */                  \
+  32,                          /* 32 bits in a word */                 \
+  32,                          /* 32 bits in an address */             \
+  8,                           /* 8 bits in a byte */                  \
   bfd_arch_frv,                        /* architecture */                      \
   MACHINE,                     /* which machine */                     \
   "frv",                       /* architecture name */                 \
This page took 0.023977 seconds and 4 git commands to generate.